### **FEATURES**

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with high drive current (I<sub>OL</sub> = 24 mA @ V<sub>OL</sub> = 0.5V) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:

KS74HCTLS: -40°C to +85°C KS54HCTLS: -55°C to +125°C

 Package options include "small outline" packages (Available Tape & Reel), standard DIPs.


#### DESCRIPTION

These high-speed octal/bus transceivers are designed for asynchronous two-way communication between data buses. A direction control input (DIR) controls the flow direction of data. When DIR is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from B to A. The '643 transfers inverted data from the A bus to the B bus and non-inverted data from the B bus to the A bus. The '640 transfers inverted data in both directions.

These devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{\text{CC}}$  and ground.


### PIN CONFIGURATION





### **FUNCTION TABLE**

Control Inputs		Operation					
G	DIR	'640	'643	'645			
L	L	Inverted data transmitted from Bus B to Bus A	Data transmitted from Bus B to Bus A	Data transmitted from Bus B to Bus A			
L	н	Inverted data transmitted from Bus A to Bus B	Inverted data transmitted from Bus A to Bus B	Data transmitted from Bus A to Bus B			
н	x	Buses isolated (High-impedance state)	Buses isolated (High-impedance state)	Buses isolated (High-impedance state)			

### LOGIC DIAGRAMS







## **Absolute Maximum Ratings\***

Supply Voltage Range V <sub>CC</sub> ,0.5V to +7V
DC Input Diode Current, I <sub>IK</sub>
$(V_I < -0.5V \text{ or } V_I > V_{CC} + 0.5V)$ $\pm 20 \text{ mA}$
DC Output Diode Current, IOK
$(V_O < -0.5V \text{ or } V_O > V_{CC} + 0.5V) \dots \pm 20 \text{ mA}$
Continuous Output Current Per Pin, IO
$(-0.5V < V_O < V_{CC} + 0.5V)$ ±70 mA
Continuous Current Through
V <sub>CC</sub> or GND pins ±250 mA
Storage Temperature Range, T <sub>stg</sub> 65°C to +150°C
Power Dissipation Per Package, Pd <sup>†</sup> 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability. † Power Dissipation temperature derating: Plastic Package (N): -12mW/°C from 65°C to 85°C

# **Recommended Operating Conditions**

Supply Voltage, V<sub>CC</sub> . . . . . . . . . . . . 4.5V to 5.5V DC Input & Output Voltages\*, V<sub>IN</sub>, V<sub>OUT</sub> . . 0V to V<sub>CC</sub> Operating Temperature

Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)



# DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5V±10% Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	T <sub>a</sub> = 25°C		KS74HCTLS T <sub>a</sub> = -40°C to +85°C	KS54HCTLS $T_a = -55$ °C to +125°C	Unit
			Тур				
Minimum High-Level Input Voltage	ViH			2.0	2.0	2.0	٧
Maximum Low-Level Input Voltage	VIL			0.8	0.8	0.8	v
Minimum High-Level Output Voltage	V <sub>OH</sub>	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_{O}=-20\mu A$ $I_{O}=-6m A$	V <sub>CC</sub> 4.2	V <sub>CC</sub> −0.1 3.98	V <sub>CC</sub> −0.1 3.84	V <sub>CC</sub> −0.1 3.7	٧
Maximum Low-Level Output Voltage	V <sub>OL</sub>	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O=20\mu A$ $I_O=12mA$ $I_O=24mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	v
Maximum Input Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND		±0.1	±1.0	±1.0	μΑ
Maximum 3-State Leakage Current	loz	Output Enable =V <sub>IH</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND		±0.5	±5.0	±10.0	μА
Maximum Quiescent Supply Current	lcc	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA		8.0	80.0	160.0	μΑ
Additional Worst Case Supply Current	Δlcc	per input pin V <sub>I</sub> =2.4V other Inputs: at V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA		2.7	2.9	3.0	mA

## AC ELECTRICAL CHARACTERISTICS (Input tr., tre6 ns), HCTLS640, HCTLS643, HCTLS645

Characteristic	Symbol	Conditions†		T <sub>a</sub> = 25°C V <sub>CC</sub> = 5.0V		KS74HCTLS T <sub>a</sub> = -40°C to +85°C V <sub>CC</sub> = 5.0V ± 10%	KS54HCTLS T <sub>a</sub> = -55°C to +125°C V <sub>CC</sub> = 5.0V ± 10%	Unit		
				Тур		Guarantee	d Limits	3		
Maximum Propagation	t <sub>PLH</sub>	C <sub>L</sub> =50pF C <sub>L</sub> =150p		9 12	12 15	16 21	19 25			
Delay, A to B, or B to A	t <sub>PHL</sub>	C <sub>L</sub> =50pF C <sub>L</sub> =150pF		9 12	12 15	16 21	19 25	ns		
Maximum Output Enable	t <sub>PZH</sub>	Rı = 1kΩ	C <sub>L</sub> =50pF C <sub>L</sub> =150pF	30 33	40 43	50 55	60 65	ns		
Time, G or DIR to A or B	t <sub>PZL</sub>	nt-iku	C <sub>L</sub> =50pF C <sub>L</sub> =150pF	30 33	40 43	50 55	60 65			
Maximum Output Disable	tpHZ	$R_1 = 1 k\Omega$		20	27	34	40	ns		
Time, G or DIR to A or B	tPLZ	C <sub>L</sub> =50pF		20	27	34	40	115		
Maximum Input Capacitance	CiN			5				рF		
Maximum Output Capacitance	Соит	Output disabled		10				pF		
Power Dissipation CpD $\overline{G} = V_{CC}$ Capacitance* (per stage)		5 30				рF				

<sup>\*</sup> C<sub>PD</sub> determines the no-load dynamic power dissipation: P<sub>D</sub>=C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>in</sub>.



 $<sup>^{\</sup>dagger}$  For AC switching test circuits and timing waveforms see section 2.