

FEATURES

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with high drive current
($I_{OL} = 24 \text{ mA}$ @ $V_{OL} = 0.5\text{V}$) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
KS74HCTLS: -40°C to $+85^{\circ}\text{C}$
KS54HCTLS: -55°C to $+125^{\circ}\text{C}$
- Package options include "small outline" packages (Available Tape & Reel), standard DIPs.


DESCRIPTION

These high-speed octal/bus transceivers are designed for asynchronous two-way communication between data buses. A direction control input (DIR) controls the flow direction of data. When DIR is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from B to A. The '643 transfers inverted data from the A bus to the B bus and non-inverted data from the B bus to the A bus. The '640 transfers inverted data in both directions.

These devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.


PIN CONFIGURATION



FUNCTION TABLE

| Control Inputs | | Operation | | |
|----------------|-----|---|---|---------------------------------------|
| \bar{G} | DIR | '640 | '643 | '645 |
| L | L | Inverted data transmitted from Bus B to Bus A | Data transmitted from Bus B to Bus A | Data transmitted from Bus B to Bus A |
| L | H | Inverted data transmitted from Bus A to Bus B | Inverted data transmitted from Bus A to Bus B | Data transmitted from Bus A to Bus B |
| H | X | Buses isolated (High-impedance state) | Buses isolated (High-impedance state) | Buses isolated (High-impedance state) |

LOGIC DIAGRAMS



Absolute Maximum Ratings*

Supply Voltage Range V_{CC} -0.5V to +7V

DC Input Diode Current, I_{IK}

($V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$) ± 20 mA

DC Output Diode Current, I_{OK}

($V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$) ± 20 mA

Continuous Output Current Per Pin, I_O

($-0.5V < V_O < V_{CC} + 0.5V$) ± 70 mA

Continuous Current Through

V_{CC} or GND pins ± 250 mA

Storage Temperature Range, T_{stg} -65°C to +150°C

Power Dissipation Per Package, P_d † 500 mW

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:

Plastic Package (N): -12mW/°C from 65°C to 85°C

Recommended Operating Conditions

Supply Voltage, V_{CC} 4.5V to 5.5V

DC Input & Output Voltages*, V_{IN} , V_{OUT} ... 0V to V_{CC}

Operating Temperature

Range KS74HCTLS: -40°C to +85°C

KS54HCTLS: -55°C to +125°C

Input Rise & Fall Times, t_r , t_f Max 500 ns

Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND)

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$ Unless Otherwise Specified)

| Characteristic | Symbol | Test Conditions | T _a = 25°C | | KS74HCTLS | KS54HCTLS | | Unit |
|--------------------------------------|------------------|--|------------------------|-------------------------------|---------------------------------|----------------------------------|----|------|
| | | | | Typ | T _a = −40°C to +85°C | T _a = −55°C to +125°C | | |
| Minimum High-Level Input Voltage | V _{IH} | | | 2.0 | 2.0 | 2.0 | V | |
| Maximum Low-Level Input Voltage | V _{IL} | | | 0.8 | 0.8 | 0.8 | V | |
| Minimum High-Level Output Voltage | V _{OH} | V _{IN} =V _{IH} or V _{IL} I _O = −20μA I _O = −6mA | V _{CC} 4.2 | V _{CC} − 0.1 3.98 | V _{CC} − 0.1 3.84 | V _{CC} − 0.1 3.7 | V | |
| Maximum Low-Level Output Voltage | V _{OL} | V _{IN} =V _{IH} or V _{IL} I _O = 20μA I _O = 12mA I _O = 24mA | 0 | 0.1 0.26 0.39 | 0.1 0.33 0.5 | 0.1 0.4 | V | |
| Maximum Input Current | I _{IN} | V _{IN} =V _{CC} or GND | | ±0.1 | ±1.0 | ±1.0 | μA | |
| Maximum 3-State Leakage Current | I _{OZ} | Output Enable =V _{IH} V _{OUT} =V _{CC} or GND | | ±0.5 | ±5.0 | ±10.0 | μA | |
| Maximum Quiescent Supply Current | I _{CC} | V _{IN} =V _{CC} or GND I _{OUT} =0μA | | 8.0 | 80.0 | 160.0 | μA | |
| Additional Worst Case Supply Current | ΔI _{CC} | per input pin V _I = 2.4V other Inputs: at V _{CC} or GND I _{OUT} =0μA | | 2.7 | 2.9 | 3.0 | mA | |

AC ELECTRICAL CHARACTERISTICS (Input $t_r, t_f \leq 6$ ns, HCTLS640, HCTLS643, HCTLS645)

| Characteristic | Symbol | Conditions ¹ | T _a = 25°C V _{CC} = 5.0V | | KS74HCTLS T _a = -40°C to +85°C V _{CC} = 5.0V ± 10% | KS54HCTLS T _a = -55°C to +125°C V _{CC} = 5.0V ± 10% | Unit | |
|---|------------------|-----------------------------|---|-------------------|--|---|------|----|
| | | | Typ | Guaranteed Limits | | | | |
| Maximum Propagation Delay, A to B, or B to A | t _{PLH} | C _L = 50pF | 9 | 12 | 16 | 19 | ns | |
| | | C _L = 150pF | 12 | 15 | 21 | 25 | | |
| | t _{PHL} | C _L = 50pF | 9 | 12 | 16 | 19 | | |
| | | C _L = 150pF | 12 | 15 | 21 | 25 | | |
| Maximum Output Enable Time, \bar{G} or DIR to A or B | t _{PZH} | R _L = 1kΩ | C _L = 50pF | 30 | 40 | 50 | 60 | ns |
| | | | C _L = 150pF | 33 | 43 | 55 | 65 | |
| | t _{PZL} | C _L = 50pF | 30 | 40 | 50 | 60 | | |
| | | C _L = 150pF | 33 | 43 | 55 | 65 | | |
| Maximum Output Disable Time, \bar{G} or DIR to A or B | t _{PHZ} | R _L = 1kΩ | 20 | 27 | 34 | 40 | ns | |
| | t _{PLZ} | C _L = 50pF | 20 | 27 | 34 | 40 | | |
| Maximum Input Capacitance | C _{IN} | | 5 | | | | pF | |
| Maximum Output Capacitance | C _{OUT} | Output disabled | 10 | | | | pF | |
| Power Dissipation Capacitance* (per stage) | C _{PD} | \bar{G} = V _{CC} | 5 | | | | pF | |
| | | \bar{G} = GND | 30 | | | | | |

* C_{PD} determines the no-load dynamic power dissipation: $P_D = C_{PD} V_{CC}^2 f_{in}$.

¹ For AC switching test circuits and timing waveforms see section 2.