

DESCRIPTION — The LS160A/161A/162A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

| | BCD (Modulo 10) | Binary (Modulo 16) |
|--------------------|-----------------|--------------------|
| Asynchronous Reset | LS160A | LS161A |
| Synchronous Reset | LS162A | LS163A |

- . SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz

| LOADING (N | lote | a) |
|------------|------|----|
|------------|------|----|


| · iii iii | | HIGH | LOW |
|-------------|--------------------------------------|----------|--------------|
| PE | Parallel Enable (Active LOW) Input | 1.0 U.L. | 0.5 U.L |
| Po-P3 | Parallel Inputs | 0.5 U.L. | 0.25 U L. |
| CEP | Count Enable Parallel Input | 0.5 U.L. | 0.25 U L. |
| CET | Count Enable Trickle Input | 1.0 U.L. | 0.5 U.L |
| CP | Clock (Active HIGH Going Edge) Input | 0.5 U.L | 0.25 U.L |
| MR | Master Reset (Active LOW) Input | 0.5 U.L | 0.25 U.L |
| SR | Synchronous Reset (Active LOW) Input | 1 0 U.L | 0.5 U.L. |
| $Q_0 - Q_3$ | Parallel Outputs (Note b) | 10 U.L. | 5 (2.5) U L |
| TC | Terminal Count Output (Note b) | 10 U.L | 5 (2.5) U L. |

NOTES:

DIN NAMES

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAM




The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.

SN54LS/74LS160A SN54LS/74LS161A SN54LS/74LS162A SN54LS/74LS163A

BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS

LOW POWER SCHOTTKY






VCC = Pin 16 GND = Pin 8

*MR for LS160A and LS161A *SR for LS162A and LS163A

CONNECTION DIAGRAMS DIP (TOP VIEW)



*MR for LS160A and LS161A SR for LS162A and LS163A

> J Suffix - Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package FUNCTIONAL DESCRIPTION — The LS160A/161A/162A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and PE inputs are HIGH. When the PE is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the PE held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET-CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generate a TC output.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset (MR) of the LS160A and LS161A is asynchronous. When the MR is LOW, it overrides all other input conditions and sets the outputs LOW. The MR pin should never be left open. If not used, the MR pin should be tied through a resistor to V_{CC}, or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (SR) input of the LS162A and LS163A acts as an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE

| •SR | PE | CET | CEP | Action on the Rising Clock Edge (_) |
|-----|----|-----|-----|---------------------------------------|
| L | х | х | × | RESET (Clear) |
| н | L | × | × | LOAD $(P_n \rightarrow Q_n)$ |
| Н | н | н | н | COUNT (Increment) |
| Н | н | L | × | NO CHANGE (Hold) |
| Н | Н | X | L | NO CHANGE (Hold) |

*For the LS162A and LS163A only,

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

GUARANTEED OPERATING RANGES

| SYMBOL | PARAMETER | 20.2 | MIN | TYP | MAX | UNIT |
|--------|-------------------------------------|------------------|-------------|------------|-------------|------|
| VCC | Supply Voltage | 54 74 | 4.5 4.75 | 5.0 5.0 | 5.5 5.25 | V |
| TA | Operating Ambient Temperature Range | 54 7 4 | -55 0 | 25 25 | 125 70 | °C |
| Іон | Output Current — High | 54,74 | | | -0.4 | mA |
| lOL | Output Current — Low | 54 74 | - 10 | | 4.0 8.0 | mA |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| CVAADOL | DADAMETE | | | LIMITS | | LIMITO | TECT | CAIDITIONS |
|---------|-----------------------------------------------------------------|-------|-----|--------|--------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|
| SYMBOL | PARAMETER | | MIN | TYP | MAX | UNITS | IESI C | CONDITIONS |
| VIH | Input HIGH Voltage | | 2.0 | | | ٧ | Guaranteed Inc | out HIGH Voltage for |
| | | 54 | | | 0.7 | | The second control of | out LOW Voltage for |
| VIL | Input LOW Voltage | 74 | | | 0.8 | V | All Inputs | |
| VIK | Input Clamp Diode Volt | age | | -0.65 | -1.5 | V | VCC = MIN, IIN | =-18 mA |
| VOH | Output HIGH Voltage | 54 | 2.5 | 3.5 | - 5 | - V | | $H = MAX, V_{IN} = V_{IH}$ |
| VOH | Output Hight Voltage | 74 | 2.7 | 3.5 | | V | or VIL per Truth | Table |
| | | 54,74 | | 0.25 | 0.4 | ٧. | $I_{OL} = 4.0 \text{ mA}$ | $V_{CC} = V_{CC} MIN$ |
| VOL | Output LOW Voltage | 74 | | 0.35 | 0.5 | ٧ | $I_{OL} = 8.0 \text{ mA}$ | VIN = VIL or VIH per Truth Table |
| lін | Input HIGH Current MR, Data, CEP, Cloc PE, CET | ck | | | 20 40 | μΑ | V _{CC} = MAX, V | IN = 2.7 V |
| | MR, Data, CEP, Clock PE, CET | < | | | 0.1 0.2 | mA | V _{CC} = MAX, V | IN = 70 V |
| IIL | Input LOW Current MR, Data, CEP, Cloo PE, CET | ck | 3 | | -0 4 -0.8 | mA | V _{CC} = MAX, V | IN = 0.4 V |
| los | Short Circuit Current | | -20 | | -100 | mA | VCC = MAX | |
| lcc | Power Supply Current Total, Output HIGH Total, Output LOW | | | | 31 32 | mA | V _{CC} = MAX | |

| DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specifie | DC CHARACTERISTICS | OVER OPERATING | TEMPERATURE RANGE | (unless otherwise specified |
|--------------------------------------------------------------------------------|--------------------|----------------|-------------------|-----------------------------|
|--------------------------------------------------------------------------------|--------------------|----------------|-------------------|-----------------------------|

| CVAADO | DARAMETER | | | LIMITS | | LINUTC | TECT | CALDITIONS |
|--------|-----------------------------------------------------------------|-------|-----|--------|--------------|--------|------------------------------|----------------------------------|
| SYMBOL | PARAMETER | (| MIN | TYP | MAX | UNITS | TEST | CONDITIONS |
| VIH | Input HIGH Voltage | | 2.0 | | | ٧ | Guaranteed Inp All Inputs | out HIGH Voltage for |
| | 1 | 54 | | | 0.7 | ., | | out LOW Voltage for |
| VIL | Input LOW Voltage | 74 | | | 0.8 | V | All Inputs | |
| VIK | Input Clamp Diode Volta | age | | -0.65 | -1.5 | V | VCC = MIN, IIN | =-18 mA |
| Voн | Output HIGH Voltage | 54 | 2.5 | 3.5 | | V | | $H = MAX, V_{IN} = V_{IH}$ |
| VOH | Output HIGH Voltage | 74 | 2.7 | 3.5 | | V | or VIL per Truth | Table |
| | 1 20000000 | 54,74 | 1 7 | 0.25 | 0.4 | V | $I_{OL} = 4.0 \text{ mA}$ | VCC = VCC MIN, |
| VOL | Output LOW Voltage | 74 | | 0.35 | 0.5 | V | $I_{OL} = 8.0 \text{ mA}$ | VIN = VIL or VIH per Truth Table |
| hн | Input HIGH Current Data, CEP, Clock PE, CET, SR | | | | 20 40 | μΑ | V _{CC} = MAX, V | IN = 2.7 V |
| | Data, CEP. Clock PE, CET, SR | | | | 0.1 0.2 | mA | V _{CC} = MAX, V | IN = 7.0 V |
| IIL | Input LOW Current Data, CEP, Clock PE, CET, SR | | | | -0.4 -0.8 | mA | V _{CC} = MAX, V | IN = 0.4 V |
| los | Short Circuit Current | | -20 | 4 | -100 | mA | V _{CC} = MAX | 1 1 |
| lcc | Power Supply Current Total, Output HIGH Total, Output LOW | | | | 31 32 | mA | V _{CC} = MAX | with a |

AC CHARACTERISTICS: T_A = 25°C

| CVAAROU | DARAMETER | | LIMITS | | UNITS | TEST CONDITIONS |
|--------------------------------------|----------------------------------|-----|------------|----------|-------|-----------------------------------------------------|
| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| fMAX | Maximum Clock Frequency | 25 | 32 | | MHz | |
| ^t PLH ^t PHL | Propagation Delay Clock to TC | | 20 18 | 35 35 | ns | |
| tPLH tPHL | Propagation Delay Clock to Q | | 13 18 | 24 27 | ns | $V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$ |
| tPLH tPHL | Propagation Delay CET to TC | | 9.0 9.0 | 14 14 | ns | |
| tPHL | MR or SR to Q | | 20 | 28 | ns | |

AC SETUP REQUIREMENTS: TA = 25°C

| CVAADOL | DARAMETER | | LIMITS | | UNITS | TEST CONDITIONS |
|----------------|-----------------------|-----|--------|-----|-------|-------------------------|
| SYMBOL | | MIN | TYP | MAX | UNITS | |
| twCP | Clock Pulse Width Low | 25 | | | ns | |
| tw | MR or SR Pulse Width | 20 | | | ns | V _{CC} = 5.0 V |
| t _S | Setup Time, other* | 20 | | | ns | |
| ts | Setup Time PE or SR | 25 | | | ns | |
| th | Hold Time, Any Input | 0 | | | ns | |

^{*}CEP, CET or DATA

DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.




Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME.




Fig. 2

AC WAVEFORMS (Cont'd)

COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the $(Q_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet Q_3)$ state for the LS160 and LS162 and the $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$ state for the LS161 and LS163




Fig. 3

Other Conditions: $CP = \overline{PE} = CEP = \overline{MR} = H$

CLOCK TO TERMINAL COUNT DELAYS.

The positive TC pulse is coincident with the output state ($Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$) for the LS161 and LS163 and ($Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3$) for the LS161 and LS163.




Fig. 4

Other Conditions: $\overline{PE} = CEP = CET - \overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (t_h) FOR PARALLEL DATA INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 5

Other Conditions: $\overline{PE} = L$, $\overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (ι_h) FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE (\overline{PE}) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 6



Other Conditions: $\overline{PE}=H,\ \overline{MR}=H$

Fig. 7