

## Programmable Duty Cycle Controller

### DESCRIPTION

The Si9118/Si9119 are a BiC/DMOS current-mode pulse width modulation (PWM) controller ICs for high-frequency dc/dc converters. Single-ended topologies (forward and flyback) can be implemented at frequencies up to 1 MHz. The controller operates in constant frequency mode during the full load and automatically switches to pulse skipping mode under light load to maintain high efficiency throughout the full load range. The maximum duty cycle is easily programmed with a resistor divider for optimum control.

The push-pull output driver provides high-speed switching to external MOSPOWER devices large enough to supply 50 W of output power. Shoot-through current for internal push-pull stage is almost eliminated to minimize quiescent supply current.

The push-pull output driver provides high-speed switching to external MOSPOWER devices large enough to supply 50 W of output power. Shoot-through current for internal push-pull stage is almost eliminated to minimize quiescent supply current.


The high-voltage DMOS transistor permits direct operation from bus voltages of up to 200 V. Other features include a 1.5 % accurate voltage reference, 2.7 MHz bandwidth error amplifier, standby mode, soft-start and undervoltage lockout circuits.

The Si9118/Si9119 are available in both standard and lead (Pb)-free packages.

### FEATURES

- 10 to 200 V Input Range
- Current-Mode Control
- Internal Start-Up Circuit
- Buffer Slope Compensation Voltage
- Soft-Start
- 2.7 MHz Error Amp
- 500 mA Output Drive Current
- Light Load Frequency Fold-Back
- Low Quiescent Current
- Programmable Maximum Duty Cycle, with 80 % as Default

### FUNCTIONAL BLOCK DIAGRAM



<b>ABSOLUTE MAXIMUM RATINGS</b> $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted			
Parameter	Symbol	Limit	Unit
Voltage Reference $V_{CC}$ to $V_{IN}$		18	V
$+V_{IN}$ ( Note $V_{CC} < +V_{IN} + 0.3\text{ V}$ )		200	
Logic Input (SYNC)		- 0.3 V to $V_{CC} + 0.3\text{ V}$	
Linear Input (FB, $I_{CS}$ , $I_{LIMIT}$ , SS/EN)		- 0.3 V to $V_{CC} + 0.3\text{ V}$	
HV Pre-Regulator Input Current (continuous)		5	mA
Storage Temperature		- 65 to 150	$^\circ\text{C}$
Operating Temperature		- 40 to 85	
$D_{MAX}$		3.2	V
Junction Temperature ( $T_J$ )		150	$^\circ\text{C}$
Power Dissipation (Package) <sup>a</sup> 16-Pin SOIC (Y Suffix) <sup>b</sup>		900	mW
Thermal Impedance ( $\theta_{JA}$ ) 16-Pin SOIC		140	$^\circ\text{C/W}$

Notes:

a. Device mounted with all leads soldered or welded to PC board.

b. Derate 7.2 mW/ $^\circ\text{C}$  above 25  $^\circ\text{C}$ .

\* Exposure to Absolute Maximum rating conditions for extended periods may affect device reliability. Stresses above Absolute Maximum rating may cause permanent damage. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

<b>RECOMMENDED OPERATING RANGE</b>		
Parameter	Limit	Unit
Voltage Reference $V_{CC}$ to $V_{IN}$	10 to 16.5	V
$+V_{IN}$	10 to 200	
$f_{OSC}$	40 kHz to 1 MHz	
$R_{OSC}$	56 k $\Omega$ to 1 M $\Omega$	
$C_{OSC}$	47 to 200	pF
Linear Inputs	0 to $V_{CC} - 4$	V
Digital Inputs	0 to $V_{CC}$	V

<b>SPECIFICATIONS</b>							
Parameter	Symbol	Test Conditions Unless Otherwise Specified $-V_{IN} = 0\text{ V}$ , $V_{CC} = 10\text{ V}$	Limits D Suffix - 40 to 85 $^\circ\text{C}$				Unit
			Temp <sup>a</sup>	Min	Typ <sup>b</sup>	Max	
<b>Reference</b>							
Output Voltage	$V_{REF}$	OSC Disabled, $T_A = 25\text{ }^\circ\text{C}$	Room	3.94	4.0	4.06	V
		OSC Disabled, Over Voltage and Temperature Ranges <sup>c</sup>	Full	3.88	4.0	4.12	
Short Circuit Current	$I_{SREF}$	$V_{REF} = -V_{IN}$			- 30	- 5	mA
Load Regulation	$\Delta V_R/\Delta I_R$	$I_{REF} = 0$ to - 1mA			10	40	mV



SPECIFICATIONS						
Parameter	Symbol	Test Conditions Unless Otherwise Specified - $V_{IN} = 0\text{ V}$ , $V_{CC} = 10\text{ V}$	Limits D Suffix - 40 to 85 °C			Unit
			Temp <sup>a</sup>	Min	Typ <sup>b</sup>	
<b>Oscillator</b>						
Initial Accuracy <sup>d</sup>	$f_{OSC}$	$R_{OSC} = 374\text{ k}\Omega$ , $C_{OSC} = 200\text{ pF}$	90	100	110	kHz
	$f_{OSC}^c$	$R_{OSC} = 70\text{ k}\Omega$ , $C_{OSC} = 200\text{ pF}$	450	500	550	
Voltage Stability <sup>c</sup>	$\Delta f/f$	$R_{OSC} = 70\text{ k}\Omega$ , $C_{OSC} = 200\text{ pF}$ $\Delta f/f = [f(16.5\text{ V}) - f(9.5\text{ V})] / f(9.5\text{ V})$		1	2	%
Temperature Coefficient <sup>c</sup>	OSC TC	$-40 \leq T_A \leq 85\text{ }^\circ\text{C}$ , $f_{OSC} = 100\text{ kHz}$		200	500	ppm/°C
Sync High Pulse Width (Si9119)			200			ns
Sync Low Pulse Width (Si9119)			200			
Sync Rise/Fall Time (Si9119)					200	
Sync Logic Low (Si9119)	$V_{IL}$				0.8	V
Sync Logic High (Si9119)	$V_{IH}$		4			
Sync Range <sup>c</sup> (Si9119)	$f_{EXT}$		$1.05 \times f_{OSC}$			kHz
<b>PWM/PSM</b>						
PWM/PSM Logic High	$V_{IH}$		4			V
PWM/PSM Logic Low	$V_{IL}$				0.8	
<b>D<sub>MAX</sub></b>						
Accuracy		$f_{OSC} = 100\text{ kHz}$ with 1 % Resistor		$\pm 10$		%
<b>Error Amplifier (OSC Disabled)</b>						
Input BIAS Current	$I_{FB}$	$V_{FB} = 5\text{ V}$ , $NI = V_{REF}$		< 1.0	$\pm 200$	nA
Input OFFSET Voltage	$V_{OS2}$			$\pm 5$	$\pm 25$	mV
Open Loop Voltage Gain <sup>c</sup>	$A_{VOL}$		65	80		dB
Unity Gain Bandwidth <sup>c</sup>	BW		1.8	2.7		MHz
Output Current	$I_{OUT}$	Source ( $V_{FB} = 3.5\text{ V}$ , $NI = V_{REF}$ )	- 1.0	- 2.7		mA
		Sink ( $V_{FB} = 4.5\text{ V}$ , $NI = V_{REF}$ )	1.0	2.4		
Power Supply Rejection	PSRR	$10\text{ V} \leq V_{CC} \leq 16.5\text{ V}$	50	80		dB
<b>Pre-Regulator/Start-up</b>						
Input Voltage <sup>c</sup>	$+V_{IN}$	$I_{IN} = 10\text{ }\mu\text{A}$	Room	200		V
Input Leakage Current	$+I_{IN}$	$V_{CC} \geq 10\text{ V}$	Room		10	$\mu\text{A}$
Pre-Regulator Start-Up Current	$I_{START}$	Pulse Width $\leq 300\text{ }\mu\text{s}$ , $V_{CC} = V_{ULVO}$	Room	8	15	mA
$V_{CC}$ Pre-Regulator Turn-Off Threshold Voltage	$V_{REG}$	$I_{PRE\_REGULATOR} = 15\text{ }\mu\text{A}$	Room	8.7	9.3	V
Undervoltage Lockout	$V_{UVLO}$		Room	8.0	8.6	
$V_{REG} - V_{UVLO}$	$V_{DELTA}$		Room	0.3	0.7	
<b>Supply</b>						
Supply Current	$I_{CC}$	$C_{LOAD} \leq 50\text{ pF}$ , $f_{OSC} = 100\text{ kHz}$		1.9	3.0	mA

**SPECIFICATIONS**

Parameter	Symbol	Test Conditions Unless Otherwise Specified - $V_{IN} = 0\text{ V}$ , $V_{CC} = 10\text{ V}$	Limits D Suffix - 40 to 85 °C			Unit	
			Temp <sup>a</sup>	Min	Typ <sup>b</sup>		Max
<b>Protection</b>							
Current Limit Treshold Voltage	$V_{I(Limit)}$	$V_{FB} = 0\text{ V}$ , $NI = V_{REF}$		0.5	0.6	0.7	V
Current Limit Delay to Output <sup>c</sup>	$t_d$	$V_{SENSE} = 0.85\text{ V}$ , See Figure 1			77	100	ns
Soft-Start Current	$I_{SS}$			- 12	- 23	- 30	$\mu\text{A}$
Output Inhibit Voltage	$V_{SS(off)}$	Soft-Start Voltage to Disable Driver Output		0.5	1.26		V
Pulse Skipping Threshold Voltage	$V_{PS}$			80	100	120	mV
<b>Mosfet Driver</b>							
Output High Voltage	$V_{OH}$	$I_{OUT} = - 10\text{ mA}$	Room Full	$V_{CC} - 0.3$ $V_{CC} - 0.5$			V
Output Low Voltage	$V_{OL}$	$I_{OUT} = 10\text{ mA}$	Room Full			0.3 0.5	
Output Resistance <sup>c</sup>	$R_{OUT}$	$I_{OUT} = 10\text{ mA}$ , Source or Sink	Room Full		20 25	30 50	$\Omega$
Rise Time <sup>c</sup>	$t_r$	$C_L = 500\text{ pF}$	Room		40	75	ns
Fall Time <sup>c</sup>	$t_f$		Room		40	75	

## Notes:

- Room = 25 °C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- Guaranteed by design, not subject to production test.
- $C_{STRAY} \leq 5\text{ pF}$  on  $C_{OSC}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.








**TIMING WAVEFORMS**

Figure 1.

**TYPICAL CHARACTERISTICS**  $T_A = 25\text{ }^\circ\text{C}$ , unless noted



## PIN CONFIGURATIONS AND ORDERING INFORMATION




## ORDERING INFORMATION

Part Number	Temperature Range	Package
Si9118DY	- 40 to 85 °C	SOIC-16
Si9118DY-T1		
Si9118DY-T1-E3		
Si9119DY		
Si9119DY-T1		
Si9119DY-T1-E3		


## PIN DESCRIPTION

Pin Number	Symbol	Description
1	+V <sub>IN</sub>	Input bus voltage ranging from 10 V to 200 V.
2	PWM/PSM	Connected to V <sub>REF</sub> forces the converter into PWM mode. Connected to -V <sub>IN</sub> forces the converter into PSM mode.
3	V <sub>REF</sub>	4 V reference voltage. Decouple with 0.1 μF ceramic capacitor.
4	NI	Non-inverting input of an error amplifier.
5	FB	Inverting input of an error amplifier.
6	COMP	Error amplifier output for external compensation network.
7	SS/EN	Programmable soft-start with external capacitor or externally controlled disable mode.
8	C <sub>OSC</sub>	External capacitor to determine the switching frequency.
9	R <sub>OSC</sub>	External resistor to determine the switching frequency.
10	I <sub>LIMIT</sub>	Pulse by pulse peak current limiting pin. When the current sense voltage exceeds the current limit threshold, the gate drive signal is terminated. I <sub>LIMIT</sub> is also used to sense the current in pulse skipping mode.
11	I <sub>CS</sub>	Current sense input to control feedback response.
12	SYNC or V <sub>SC</sub>	Si9118: slope compensation pin. Si9119: clock synchronization pin. Logic high to low transition from external signal synchronizes the internal clock frequency.
13	D <sub>MAX</sub>	Sets the maximum duty cycle. Internally, the maximum duty cycle is clamped to 80 %.
14	-V <sub>IN</sub>	Single point ground.
15	D <sub>R</sub>	Gate drive for the external MOSFET switch.
16	V <sub>CC</sub>	Supply voltage for the IC after the startup transition.

**STANDARD APPLICATION CIRCUITS**



**Figure 2. Si9118 15 W Forward Converter Schematic**



**Figure 3. Si9119 Forward Converter With External Slope Compensation**

## DETAILED OPERATIONAL DESCRIPTION

### Start-Up

Si9118/Si9119 are designed with internal depletion mode MOSFET capable of powering directly from the high input bus voltage. This feature eliminates the typical external start-up circuit saving valuable space and cost. But, most of all, this feature improves the converter efficiency during full load and has an even greater impact on light load. With an input bus voltage applied to the  $+V_{IN}$  pin, the  $V_{CC}$  voltage is regulated to 9.3 V. The UVLO circuit prevents the controller output driver section from turning on, until  $V_{CC}$  voltage exceeds 8.7 V. In order to maximize converter efficiency, the designer should provide an external bootstrap winding to override the internal  $V_{CC}$  regulator. If external  $V_{CC}$  voltage is greater than 9.3 V, the internal depletion mode MOSFET regulator is disabled and power is derived from the external  $V_{CC}$  supply. The  $V_{CC}$  supply provides power to the internal circuitry as well as providing supply voltage to the gate drive circuit.

### Soft-Start/Enable

The soft-start time is externally programmable with capacitor connected to the SS/EN pin. A constant current source provides the current to the SS/EN pin to generate a linear start-up time versus the capacitance value. The SS/EN pin clamps the error amplifier output voltage, limiting the rate of increase in duty cycle. By controlling the rate of rise in duty cycle gradually, the output voltage rises gradually preventing the output voltage from overshooting. The SS/EN pin can also be used to enable or disable the output driver section with an external logic signal.

### Synchronization

The synchronization to external clock is easily accomplished by connecting the external clock into the SYNC pin (Si9119 only). The logic high to low transition synchronizes the clock. The external clock frequency must be at least 5 % faster than the internal clock frequency.

### Reference Voltage

The reference voltage for the Si9118/Si9119 are set at 4.0 V. The reference voltage is not connected to the non-inverting inputs of the error amplifier, therefore, the minimum output voltage is not limited to reference voltage. The  $V_{REF}$  pin requires a 0.1  $\mu$ F decoupling capacitor.

### Error Amplifier

The error amplifier gain-bandwidth product is critical parameter which determines the transient response of converter. The transient response is function of both

small and large signal responses. The small signal response is determined by the feedback compensation network while the large signal response is determined by the inductor di/dt slew rate. Besides the inductance value, the error amplifier gain-bandwidth determine the converter response time. In order to minimize the response time, Si9118/Si9119 is designed with a 2.7 MHz error amplifier gain-bandwidth product to provide the widest converter bandwidth possible.

### PWM Mode

The converter operates in PWM mode if the PWM/ $\overline{PSM}$  pin is connected to  $V_{REF}$  pin or logic high. As the load current and line voltage vary, the Si9118/Si9119 maintain constant switching frequency until they reach minimum duty cycle. Once the output voltage regulation is exceeded with minimum duty cycle, the switching frequency will continue to decrease until regulation is achieved. The switching frequency is controlled by the external  $R_{OSC}$  and  $C_{OSC}$  as shown by the typical oscillator frequency curve. In PWM mode, output ripple noise is constant reducing EMI concerns as well as simplifying the filter to minimize the system noise.

### Pulse Skipping Mode

If the PWM/ $\overline{PSM}$  pin is connected to  $-V_{IN}$  pin (logic low), the converter can operate in either PWM or PSM mode depending on the load current. The converter automatically transitions from PWM to PSM or vice versa to maintain output voltage regulation. In PSM mode, the MOSFET switch is turned on until the peak current sensed voltage reaches 100 mV and the output voltage meets or exceeds its regulation voltage. The converter is operating in pulse skipping mode because each pulse delivers excess energy into the output capacitor forcing the output voltage to exceed its regulation voltage. By forcing the output voltage to exceed the regulation voltage, succeeding pulses are skipped until the output voltage drops below the regulation point. Therefore, switching frequency will continue to reduce during PSM control as the demand for output current decreases. The pulse skipping mode cuts down the switching losses, the dominant power consumed during low output current, thereby maintaining high efficiency throughout the entire load range. With PWM/ $\overline{PSM}$  pin in logic low state, the converter transitions back into PWM mode, if the peak current sensed voltage of 100 mV does not generate the required output voltage. In the region between pulse skipping mode and PWM mode, the controller may transition between the two modes, delivering spurts of pulses. This may cause the current waveform to look irregular, but this will not overly affect the ripple voltage. Even in this transitional mode, efficiency remains high.

## DETAILED OPERATIONAL DESCRIPTION (CONT'D)

### Programmable Duty Cycle Control

The maximum duty cycle limit is controlled by the voltage on  $D_{MAX}$  pin. A  $D_{MAX}$  voltage of 3.2 V generates 80 % duty cycle while 0.0 V generates 0 % duty cycle. The 80 % duty cycle is maximum default condition at 1 MHz switching frequency. The  $D_{MAX}$  voltage can be easily generated using resistor divider from the reference voltage. The maximum duty cycle limitation will be different when the converter is synchronized by an external frequency. If the internal free running frequency is much slower than the external SYNC signal (SYNC signal causes the internal clock to reset before the  $C_{OSC}$  voltage ramps to 3.2 V), duty cycle is determined by the one shot discharge time of the oscillator capacitor (100 ns). Therefore, with 1 MHz SYNC signal, maximum duty cycle of 90 % can be achieved (100 ns is 10 % of 1 MHz). If the internal free running frequency is very close to the external SYNC frequency (SYNC signal causes the internal clock to reset somewhere between 3.2 V to 4 V), duty cycle is determined by the ratio of  $C_{OSC}$  voltage at the SYNC point and the 3.2 V. At this condition, the maximum duty cycle can be greater than 90 %. Therefore,  $D_{MAX}$  voltage must be modified in order to maintain desired maximum duty cycle.

### Slope Compensation

Slope compensation is necessary for duty cycles greater than 50 % to stabilize the inner current loop and maintain overall loop stability. In order to simplify the slope compensation circuitry, the Si9118 provides the buffered oscillator ramp signal,  $V_{SC}$  to be used for external slope compensation.  $V_{SC}$  is only available when DR is high. The  $V_{SC}$  signal super-imposed with actual current

sense signal should be used by the PWM comparator to determine the duty cycle. The summation of this signal should be fed into  $I_{CS}$  pin. For optimum performance, proper slope compensation is required. The amount of slope compensation is determined by the resistors connected to the  $I_{CS}$  pin. The amplitude of the  $V_{SC}$  signal is same as the  $C_{OSC}$  pin voltage ( $\approx 4$  V). For designs which use with SYNC pin, instead of  $V_{SC}$  pin, the converter can still operate at duty cycles greater than 50 % by generating an external slope compensation ramp using a simple RC circuit from the MOSFET driver output pin as shown on the application circuit.

### Over Current Protection

Si9118/Si9119 are designed with a pulse-to-pulse peak current limiting protection circuit to protect itself, and the load in case of a failure. The voltage across the sense resistor is monitored continuously and if the voltage reaches its trigger level, the duty cycle is terminated. This limits the maximum current delivered to the load. In order to improve the accuracy of over current protection from traditional controllers, Si9118/Si9119 are designed with separate  $I_{LIMIT}$  and  $I_{CS}$  pins. Voltage on the  $I_{LIMIT}$  pin does not sum in the traditional slope compensation voltage, which adds error into the detection level.  $I_{CS}$  pin is used to sum the current sense signal and the slope compensation for loop stability.

### Output Driver Stage

The DR pin is designed to drive a low-side N-Channel MOSFET. The driver stage is sized to sink and source peak currents up to 500 mA with  $V_{CC} = 12$  V. This provides ample drive capability for 50 W of output power.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70815>.



## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.