

## Description

The μPD421000 is a fast-page dynamic RAM organized as 1,048,576 words by 1 bit and designed to operate from a single +5-volt power supply. Advanced polycide technology using trench capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and advanced CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state output is controlled by  $\overline{\text{CAS}}$  independent of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. The data output is returned to high impedance by returning  $\overline{\text{CAS}}$  high. Fast-page read and write cycles can be executed by cycling  $\overline{\text{CAS}}$ .


Refreshing may be accomplished by means of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle that internally generates the refresh address. Refreshing can also be accomplished by means of  $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles on the 512 address combinations of  $A_0$  through  $A_8$  during an 8-ms refresh period.

## Features


- 1,048,576-word by 1-bit organization
- Single +5-volt ±10% power supply
- Fast-page option
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles
- Multiplexed address inputs
- On-chip substrate bias generator
- Nonlatched, three-state outputs
- Low input capacitance
- TTL-compatible inputs and outputs
- 512 refresh cycles every 8 ms
- High-density 18-pin plastic DIP, 26/20-pin SOJ, or 20-pin plastic ZIP packaging

## Pin Configurations


### 18-Pin Plastic DIP



### 26/20-Pin Plastic SOJ



### 20-Pin Plastic ZIP



**Pin Identification**

Name	Function
A <sub>0</sub> - A <sub>9</sub>	Address inputs
CAS	Column address strobe
D <sub>IN</sub>	Data input
D <sub>OUT</sub>	Data output
RAS	Row address strobe
WE	Write enable
GND	Ground
V <sub>CC</sub>	+5-volt power supply
NC	No connection

**Capacitance**

T<sub>A</sub> = 25°C; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C <sub>I1</sub>	5	pF	Address, D <sub>IN</sub>
	C <sub>I2</sub>	7	pF	RAS, CAS, WE
Output capacitance	C <sub>O</sub>	7	pF	D <sub>OUT</sub>

**Recommended Operating Conditions**


Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V <sub>IH</sub>	2.4		V <sub>CC</sub> + 1.0	V
Input voltage, low	V <sub>IL</sub>	-1		0.8	V
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ambient temperature	T <sub>A</sub>	0		70	°C

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub>	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short-circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Block Diagram**



## Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Refresh Period	Standby Current (min)	Package
μPD421000C-60	60 ns	120 ns	40 ns	8 ms	1 mA	20-pin plastic DIP
C-70	70 ns	130 ns	45 ns			
C-80	80 ns	160 ns	50 ns			
C-10	100 ns	190 ns	60 ns			
μPD421000C-60L	60 ns	120 ns	40 ns	64 ms	200 μA	
C-70L	70 ns	130 ns	45 ns			
C-80L	80 ns	160 ns	50 ns			
C-10L	100 ns	190 ns	60 ns			
μPD421000LA-60	60 ns	120 ns	40 ns	8 ms	1 mA	26/20-pin plastic SOJ
LA-70	70 ns	130 ns	45 ns			
LA-80	80 ns	160 ns	50 ns			
LA-10	100 ns	190 ns	60 ns			
μPD421000LA-60L	60 ns	120 ns	40 ns	64 ms	200 μA	
LA-70L	70 ns	130 ns	45 ns			
LA-80L	80 ns	160 ns	50 ns			
LA-10L	100 ns	190 ns	60 ns			
μPD421000V-60	60 ns	120 ns	40 ns	8 ms	1 mA	20-pin plastic ZIP
V-70	70 ns	130 ns	45 ns			
V-80	80 ns	160 ns	50 ns			
V-10	100 ns	190 ns	60 ns			
μPD421000V-60L	60 ns	120 ns	40 ns	64 ms	200 μA	
V-70L	70 ns	130 ns	45 ns			
V-80L	80 ns	160 ns	50 ns			
V-10L	100 ns	190 ns	60 ns			

**DC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10%

Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby current	I <sub>CC2</sub>		2.0	mA	$\overline{RAS} = \overline{CAS} = V_{IH}$
			1.0	mA	$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 V$
Input leakage current	I <sub>I(L)</sub>	-10	10	μA	V <sub>IN</sub> = 0 to 5.5 V; all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-10	10	μA	D <sub>OUT</sub> disabled; V <sub>OUT</sub> = 0 to 5.5 V
Output voltage, low	V <sub>OL</sub>	0	0.4	V	I <sub>OL</sub> = 4.2 mA
Output voltage, high	V <sub>OH</sub>	2.4	V <sub>CC</sub>	V	I <sub>OH</sub> = -5 mA

**AC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10%

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I <sub>CC1</sub>		90		80		70		60	mA	$\overline{RAS}$ , $\overline{CAS}$ cycling; t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, $\overline{RAS}$ -only refresh cycle, average	I <sub>CC3</sub>		90		80		70		60	mA	$\overline{RAS}$ cycling; $\overline{CAS} = V_{IH}$ ; t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, fast-page cycle, average	I <sub>CC4</sub>		80		70		60		50	mA	$\overline{RAS} = V_{IL}$ ; $\overline{CAS}$ cycling; t <sub>PC</sub> = t <sub>PC</sub> min (Note 5)
Operating current, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle, average	I <sub>CC5</sub>		90		80		70		60	mA	$\overline{RAS}$ cycling; $\overline{CAS}$ before $\overline{RAS}$ ; t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Access time from column address	t <sub>AA</sub>		30		35		45		50	ns	(Notes 7, 10, 13)
Access time from $\overline{CAS}$ precharge (rising edge)	t <sub>ACP</sub>		35		40		45		55	ns	(Notes 7, 13)
Column address hold time referenced to $\overline{RAS}$	t <sub>AR</sub>	N/A		N/A		60		70		ns	(Note 19)
Column address setup time	t <sub>ASC</sub>	0		0		0	20	0	20	ns	(Note 13)
Row address setup time	t <sub>ASR</sub>	0		0		0		0		ns	
Column address to $\overline{WE}$ delay time	t <sub>AWD</sub>	30		35		45		50		ns	(Note 18)
Access time from $\overline{CAS}$ (falling edge)	t <sub>CAC</sub>		20		20		20		25	ns	(Notes 7, 9, 10, 13)
Column address hold time	t <sub>CAH</sub>	15		17		20		20		ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	20	10,000	25	10,000	ns	
$\overline{CAS}$ hold time for $\overline{CAS}$ before $\overline{RAS}$ refresh cycle	t <sub>CHR</sub>	15		15		15		20		ns	
$\overline{CAS}$ precharge time, fast-page cycle	t <sub>CP</sub>	10		10		10	20	10	25	ns	(Note 13)
$\overline{CAS}$ precharge time, nonpage cycle	t <sub>CPN</sub>	10		10		10		10		ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t <sub>CRP</sub>	10		10		10		10		ns	(Note 14)

## AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS hold time	t <sub>CSH</sub>	60		70		80		100		ns	
CAS setup time for CAS before RAS refresh cycle	t <sub>CSR</sub>	10		10		10		10		ns	
CAS to WE delay	t <sub>CWD</sub>	20		20		20		25		ns	(Note 18)
Write command to CAS lead time	t <sub>CWL</sub>	15		15		15		20		ns	
Data-in hold time	t <sub>DH</sub>	15		15		20		20		ns	(Note 17)
Data-in hold time referenced to RAS	t <sub>DHR</sub>	N/A		N/A		60		70		ns	(Note 19)
Data-in setup time	t <sub>DS</sub>	0		0		0		0		ns	(Note 17)
Output buffer turnoff delay	t <sub>OFF</sub>	0	15	0	15	0	20	0	25	ns	(Note 11)
Fast-page cycle time	t <sub>PC</sub>	40		45		50		60		ns	(Note 6)
Access time from RAS	t <sub>RAC</sub>		60		70		80		100	ns	(Notes 7, 8)
RAS to column address delay time	t <sub>RAD</sub>	15	30	15	35	17	35	17	50	ns	(Note 10)
Row address hold time	t <sub>RAH</sub>	10		10		12		12		ns	
Column address lead time referenced to RAS (rising edge)	t <sub>RAL</sub>	30		35		45		50		ns	
RAS pulse width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	100	10,000	ns	
RAS pulse width, fast-page cycle	t <sub>RASP</sub>	60	10,000	70	100,000	80	100,000	100	100,000	ns	
Random read or write cycle time	t <sub>RC</sub>	120		130		160		190		ns	(Note 6)
RAS to CAS delay time	t <sub>RCD</sub>	20	40	20	50	25	60	25	75	ns	(Note 12)
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		0		ns	(Note 15)
Read command setup time	t <sub>RCS</sub>	0		0		0		0		ns	
Refresh period	t <sub>REF</sub>		8		8		8		8	ms	Addresses A <sub>0</sub> - A <sub>8</sub>
RAS precharge time	t <sub>RP</sub>	50		50		70		80		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	10		10		0		0		ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	10		10		10		10		ns	(Note 15)
RAS hold time	t <sub>RSH</sub>	20		20		20		25		ns	
Read-write cycle time	t <sub>RWC</sub>	145		155		190		225		ns	(Note 6)
RAS to WE delay	t <sub>RWD</sub>	60		70		80		100		ns	(Note 18)
Write command to RAS lead time	t <sub>RWL</sub>	20		20		25		30		ns	
Rise and fall transition time	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	(Note 4)
Write command hold time	t <sub>WCH</sub>	15		15		15		20		ns	

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command hold time referenced to RAS	t <sub>WCR</sub>	N/A		N/A		55		70		ns	(Note 19)
Write command setup time	t <sub>WCS</sub>	0		0		0		0		ns	(Note 18)
Write command pulse width	t <sub>WP</sub>	15		15		15		20		ns	(Note 16)

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) AC measurements assume t<sub>T</sub> = 5 ns.
- (4) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC5</sub> depend on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured.
- (7) Load = 2 T TL (-1 mA, +4 mA) loads and 100 pF (V<sub>OH</sub> = 2.0 V, V<sub>OL</sub> = 0.8 V).
- (8) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value in this table, t<sub>RAC</sub> increases by the amount that t<sub>RCD</sub> or t<sub>RAD</sub> exceeds the value shown.
- (9) Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
- (10) If t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max), then the access time is defined by t<sub>AA</sub>.
- (11) t<sub>OFF</sub> (max) defines the time at which the output achieves the open-circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (12) Operation within the t<sub>RCD</sub> (max) limit assures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max), then access time is controlled exclusively by t<sub>CAC</sub>.

- (13) For fast-page read operation, the definition of access time is as follows:

CAS and Column Address Input Conditions	Access Time Definition
t <sub>CP</sub> ≤ t <sub>CP</sub> (max), t <sub>ASC</sub> ≥ t <sub>CP</sub>	t <sub>ACP</sub>
t <sub>CP</sub> ≤ t <sub>CP</sub> (max), t <sub>ASC</sub> ≤ t <sub>CP</sub>	t <sub>AA</sub>
t <sub>CP</sub> ≥ t <sub>CP</sub> (max), t <sub>ASC</sub> ≤ t <sub>ASC</sub> (max)	t <sub>AA</sub>
t <sub>CP</sub> ≥ t <sub>CP</sub> (max), t <sub>ASC</sub> ≥ t <sub>CP</sub>	t <sub>CAC</sub>

- (14) The t<sub>CRP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (15) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (16) Parameter t<sub>WP</sub> is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both t<sub>WCS</sub> and t<sub>WCH</sub> must be met.
- (17) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (18) t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are restrictive operating parameters in read-write/read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output pin (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (19) This parameter is not needed for the μPD421000-60 and μPD421000-70.

### Low Power Battery Backup (-L Versions Only)

The μPD421000-L is capable of low power battery backup during times of reduced system power, when the input buffers and all nonessential internal circuits are turned off. For the input buffers to be turned off and the amount of leakage current flowing through them reduced, the μPD421000-L must be in standby and all control lines within 0.2 V of either  $V_{CC}$  or GND, as appropriate. When  $\overline{RAS}$  and  $\overline{CAS}$  are both within 0.2 V of  $V_{CC}$ , the internal circuits are inactive and power requirements reduced even further. Standby current can drop as low as 200 μA.

$\overline{CAS}$  before  $\overline{RAS}$  refresh cycles are executed at a minimum rate to ensure that all 512 rows are refreshed only once every 64 ms. The time that  $\overline{RAS}$  is low ( $t_{RAS}$ ) and the μPD421000-L active needs to be as short as possible, typically less than 300 ns, to minimize power usage during refresh operation. The following table shows the conditions under which the lowest average standby current can be obtained.


### Battery Backup Current

Symbol	Max	Unit	$\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle	Standby Conditions
$I_{CC6}$	200	μA	$t_{RAS} \leq 300 \text{ ns}$	$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ ; $\overline{OE} \geq V_{CC} - 0.2 \text{ V}$ ; $\overline{WE} = \text{Addresses} \geq V_{CC} - 0.2 \text{ V}$ or $\leq 0.2 \text{ V}$ ; I/O $\geq V_{CC} - 0.2 \text{ V}$ or $\leq 0.2 \text{ V}$ or high-Z
$I_{CC6}$	300	μA	$t_{RAS} \geq 300 \text{ ns}$ and $\leq 1 \mu\text{s}$	



Timing Waveforms

Read Cycle




631H-6589B




Timing Waveforms (cont)

Read-Write/Read-Modify-Write Cycle




## Timing Waveforms (cont)

### CAS Before RAS Refresh Cycle



Timing Waveforms (cont)


Hidden Refresh Cycle



630H-6593B


## Timing Waveforms (cont)

### RAS-Only Refresh Cycle



Timing Waveforms (cont)


Fast-Page Read Cycle



63H7595B

## Timing Waveforms (cont)

### Fast-Page Early Write Cycle



83H-6596B

Timing Waveforms (cont)

Fast-Page Read-Write/Read-Modify-Write Cycle

