# 27C513 PAGE-ADDRESSED 512K (4 x 16K x 8) UV ERASABLE PROM

- Paged Organization
  - Reduced Physical Address
    Requirement
  - No Bank Switching Logic Needed
- Software Carrier Capacity
- Automatic Page Clear
  - -- Resets to Page 0 on Power Up and On Demand with RST Signal
- TTL and CMOS Compatible

- m 170 ns Access Time
- Two Line Control
- Low Power
  - 30 mA max. Active
  - 100 μA max. Standby
- Compatible with Industry Standard EPROM Pinouts
  - Direct 27128A Compatibility
  - 28-Pin Cerdip

The Intel 27C513 is a 5V-only, 524,288-bit ultraviolet Erasable and Electrically Programmable Read Only Memory. It is organized as 4 pages of 16K 8-bit words. The 27C513's paged organization brings 64 Kbyte storage capacity to existing 128K EPROM-based designs and to popular 8-bit microprocessor or microcontroller systems that have 64 Kbyte total addressing capability. The 27C513 provides an Ideal means of quadrupling current 16 Kbyte code space.

The 27C513's large storage capability of 64 Kbytes and 170 ns access time enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a 27C513 EPROM directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time-consuming disk accesses and downloads.

The 27C513 has an automatic page clear circuit for ease of use of the page-addressed organization. The page-select latch is automatically cleared to the lowest order page upon system power up.

Two-line control and industry standard 28-pin packaging are features common to all Intel high-density EPROMs. This assures easy microprocessor interfacing and minimum design efforts when upgrading, adding, or choosing between nonvolatile memory alternatives.

The 27C513 is manufactured using Intel's 1 micron CHMOS\* III-E technology.

5




Figure 1. Block Diagram

2732A	27C64 2764A 87C64	27C128 2712BA		27C512 27512	27C011 27011	:	27C513		27C011 27011	27C512 27512	27C256 27256	27C128 27128A	27C84 27C84A 87C64	2732A
	Vpp A <sub>12</sub>	Vpp A <sub>12</sub>	V <sub>РР</sub> А <sub>12</sub>	A <sub>15</sub> A <sub>12</sub>	Vpp/RST A <sub>12</sub>	RSY	<b>√</b>	20 Vcc 27 WE	V <sub>CC</sub> PGM/WE	V <sub>CC</sub> A <sub>14</sub>	V <sub>CC</sub> A <sub>14</sub>	V <sub>CC</sub> PGM	V <sub>C</sub> PGM	
A7	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A, 🔲 3		24 A13	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	N.C	Vα
Αe	Ae	A <sub>0</sub>	A <sub>0</sub>	Ae	A <sub>e</sub>	4□4		* <b>.</b> ~	Ae	Ae .	Ae	Ae	A <sub>e</sub>	As
A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	· A <sub>5</sub>	۰. 🗆 ۲		24 🔲 🗛	A <sub>9</sub>	ΑĐ	A <sub>B</sub>	e <sup>A</sup>	Ag	<b>A</b>
A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A4	A4	<b>^</b> 4 □ •		23 🛄 A <sub>11</sub>	A <sub>11</sub>	_A <sub>11</sub>	. A11	A11	A <sub>11</sub>	A11
Αg	A <sub>3</sub>	Ag	Aз	Ag	Ag	A) 🔲 7		22 DE/VPP	<b>○E</b>	ÖE/Vpp	<b>○E</b>	ŌĒ	OE	OE/Vpp
A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A, 🔲 a		21 🔲 🛦 10	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A, 🔲 •		20 CE	CE	CE	CE	Œ	CE	CE
Ao	Ao	A <sub>O</sub>	A <sub>O</sub>	A <sub>O</sub>	A <sub>O</sub>	Au 🔲 10		18 07	07	07	07	07	0,	07
O <sub>0</sub>	00	C <sub>0</sub>	O <sub>0</sub>	00	D <sub>0</sub> /O <sub>0</sub>	Dg/Clg 11		18 🔲 😋	06	OB .	OB	06	O <sub>6</sub>	O <sub>6</sub>
01	01.	01	01	01	D <sub>1</sub> /O <sub>1</sub>	01/01 12		17 0,	05	05	05	05	05	05
02	02	02	02	02	D <sub>2</sub> /O <sub>2</sub>	O₁ 🔲 13		<b>.</b> □ 0.	04	04	04	04	04	04
GND	GND	GND	GND	GND	GNO	GAID 14		<u>,,</u> , □ 0,	0ვ	03	03	03	03	್ಕಾ
								90231-2						

Figure 2. Pin Configuration

# 1. Intel "Universal Site" compatible EPROM pin configurations are shown in the blocks adjacent to the 27C513 pins.

Pin Names							
A <sub>0</sub> -A <sub>15</sub>	Addresses						
CE	Chip Enable						
OE/V <sub>PP</sub>	Output Enable/Vpp						
WE	Page-Select Write Enable						
O <sub>2</sub> -O <sub>7</sub>	Outputs						
D <sub>0</sub> /O <sub>0</sub> ,D <sub>1</sub> /O <sub>1</sub>	Input/Outputs						
RST	Page Reset						

# intها.

# EXTENDED TEMPERATURE (EXPRESS) EPROMs

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are

available with 166 ± 9 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EXPRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.15 electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

# EXPRESS EPROM PRODUCT FAMILY

# PRODUCT DEFINITIONS

Type	Operating Temperature	Burn-in 125°C (hr)
Q	0°C to +70°C	168 ±8
T	-40°C to +85°C	None
L	-40°C to +85°C	168 ±8

# **EXPRESS OPTIONS**

#### 27C513 VERSIONS

Packaging Options					
Speed Versions	Cerdip				
-200V10	Q, T, L				

# **READ OPERATION**


#### DC CHARACTERISTICS

Electrical Parameters of Express EPROM Products are identical to standard EPROM parameters except for:

Symbol	Parameter	TD27C513 LD27C513		Test Conditions
Oynibo.	, a. a. note:	Min	Max	1 dat dorrandid
ISB	V <sub>CC</sub> Standby Current (mA)		1.0	CE = VIH, OE/VPP = VIL
lcC <sub>1</sub> (1)	V <sub>CC</sub> Active Current (mA)		50	OE/Vpp = CE = VIL
-	V <sub>CC</sub> Active Current at High Temperature (mA)		50	OE/Vpp = CE = V <sub>IL</sub> , T <sub>Ambient</sub> = 85°C

#### NOTE:

1. The maximum current value is with outputs On to O7 unloaded.



Burn-in Blas and Timing Diagrams



#### **ABSOLUTE MAXIMUM RATINGS**\*

Operating Temperature During Read0°C to +70°C(2)
Temperature Under Bias 10°C to +80°C(2)
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2V to +7V(1)
Voltage on Ag with Respect to Ground2V to +13.5V(1)
V <sub>PP</sub> Supply Voltage with Respect to Ground during Programming2V to +14.0V(1)
V <sub>CC</sub> Supply Voltage with Respect to Ground2V to +7.0V(1)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## **READ OPERATION**

#### DC CHARACTERISTICS TTL and NMOS Inputs

Symbol	Parameter	Notes	Młn	Typ(3)	Max	Units	Test Condition
I <sub>LI</sub>	Input Load Current			0.01	1.0	μΑ	V <sub>IN</sub> = 0V to 5.5V
Lo	Output Leakage Current				±10	μА	$V_{OUT} = 0V \text{ to } 5.5V$
ISB	V <sub>CC</sub> Current Standby				1.0	mA	CE = VIH
CC1	V <sub>CC</sub> Current Active	5			30	mA	CE = V <sub>IL</sub> f = 5 MHz, I <sub>OUT</sub> = 0 m/
PP1	V <sub>PP</sub> Current Read	8			10	μΑ	V <sub>PP</sub> = V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage (±10% Supply)	1	-0.5		0.8	٧	
V <sub>IH</sub>	Input High Voltage (±10% Supply)		2.0		V <sub>CC</sub> +0.5	٧	
Vol	Output Low Voltage				0.45	٧	1 <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage		2.4			٧	i <sub>OH</sub> = 400 µA
os	Output Short Circuit Current	6			100	mA	
Vpp	V <sub>PP</sub> Read Voltage	7	V <sub>CC</sub> 0.7		Vcc	V	
V <sub>CLR</sub>	Page Latch Clear V <sub>CC</sub> Supply Voltage			3.5	4.0	٧	

#### MATER

- 1. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is  $V_{CC} + 0.5$ V which may overshoot to  $V_{CC} + 2$ V for periods less than 20 ns.
- Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS and Automotive versions.
- 3. Typical limits are at  $V_{CC} = 5V$ ,  $T_A = +25$ °C.
- 4. CE is V<sub>CC</sub> ±0.2V. All other inputs can have any value within spec.
- 5. Maximum current value is with outputs Oo to O7 unloaded.
- Output shorted for no more than one second. No more than one output shorted at a time. los is sampled but not 100% tested.
- 7. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.
- 8. Maximum active power usage is the sum of Ipp and Icc. The maximum current value is with no loading on outputs O<sub>0</sub> to O<sub>7</sub>.

#### DC CHARACTERISTICS CMOS Inputs

Symbol	Parameter		Notes	Min	Typ(3)	Max	Units	Test Condition
LI	Input Load Current Output Leakage Current				0.01	1.0	μА	V <sub>IN</sub> = 0V to 5.5V
LO						±10	μА	V <sub>OUT</sub> = 0V to 5.5V
ISB	V <sub>CC</sub> Current Standby	Switching	4			6	mΑ	CE = VIH
	with Inputs	1			100	μА	CE = VIH	
ICC1	V <sub>CC</sub> Current Active		5			30	mA	CE = V <sub>IL</sub> f = 5 MHz, I <sub>OUT</sub> = 0 mA
V <sub>IL</sub>	Input Low Voltage (± 10%	Supply)		-0.2		0.8	٧	
V <sub>IH</sub>	Input High Voltage (± 109	% Supply)		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.2	٧	
VoL	Output Low Voltage					0.4	٧	I <sub>OL</sub> = 2.1 mA
VoH	Output High Voltage			V <sub>CC</sub> ~ 0.8			V	I <sub>OH</sub> = -2.5 mA
los	Output Short Circuit Curre	ent	6			100	mA	

#### MOTES

- 1. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is  $V_{CC} + 0.5$ V which may overshoot to  $V_{CC} + 2$ V for periods less than 20 ns.
- 2. Operating temperature is for commercial product defined by this specification. Extended temperature options are available
- in EXPRESS and Automotive versions.
- 3. Typical limits are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.
- 4. CE is V<sub>CC</sub> ±0.2V. All other inputs can have any value within spec.
- 5. Maximum current value is with outputs Oo to O7 unloaded.
- Output shorted for no more than one second. No more than one output shorted at a time. los is sampled but not 100% testad.
- V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.
- Maximum active power usage is the sum of IPP and ICC. The maximum current value is with no loading on outputs O<sub>0</sub> to O<sub>7</sub>.

# PAGE-SELECT WRITE AND PAGE-RESET OPERATION

#### AC CHARACTERISTICS

Cumbal	Barrantas	Lin	nite	11-14-	Test	
Symbol	Parameter	Min	Max	Units	Conditions	
t <sub>CW</sub>	CE to End of Write	100		na	OE/V <sub>PP</sub> ~ V <sub>IH</sub>	
twp	Write Pulse Width	100		ns	OE/V <sub>PP</sub> = V <sub>IH</sub>	
twR	Write Recovery Time	20		ns		
tos	Data Setup Time	50		ns	OE/V <sub>PP</sub> = V <sub>iH</sub>	
t <sub>DH</sub>	Data Hold Time	20		nş	OE/VPP # VIH	
tcs	ČE to Write Setup Time	0		ns	OE/Vpp = ViH	
tw <sub>H</sub>	WE Low from OE/Vpp High Delay Time	55		ns		
t <sub>RST</sub>	Reset Low Time	100		ns.		
t <sub>RAV</sub>	Reset to Address Valid	150		ns		


- V<sub>CC</sub> must be applied simultaneously or befora OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.
- Typical values are for T<sub>A</sub> = 25°C and nominal supply voltagea.
   This parsmeter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- The maximum current value is with outputs O<sub>0</sub>-O<sub>7</sub> unloaded.
- Packaging Options: No prefix = Cerdip.
- 6. RST function is available only on parts with 8-digit suffix,




# CAPACITANCE(2) TA = +25°C, f = 1 MHz

Symbol	Parameter	Typ(1)	Max	Units	Conditions
CIN	Input Capacitance	4	8	ρF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance	8	12	pΕ	V <sub>OUT</sub> = 0V
COE/Vpp	OE/V <sub>PP</sub> Capacitance	18	25	pF	V <sub>IN</sub> = 0V

## AC TESTING INPUT/OUTPUT WAVEFORM



#### AC TESTING LOAD CIRCUIT



# AC CHARACTERISTICS O°C TA + 70°C

Versions(4)	V <sub>CC</sub> ± 10%	27C513	-170V10	27C513	-200V10	27C513	250V10	Units	Test Conditions
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
tacc	Address to Output Delay		170		200		250	n <b>s</b>	CE = OE/ Vpp = ViL
t <sub>CE</sub>	CE to Output Delay		170		200		250	ns	OE/Vpp = VIL
toe	OE/Vpp to Output Delay		. 65		65		100		CE = VIL
t <sub>DF</sub> (3)	OE/VPP High to Output Float	0	55	0	55	0	60	ns.	ČE ≃ VIL
ф	Output Hold from Addresses CE or OE/V <sub>PP</sub> , Whichever Occurred First	0		0		0		ns	CE = OE/ V <sub>PP</sub> = V <sub>IL</sub>


#### NOTES:

- Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- 3. The maximum current value is with outputs O<sub>0</sub>-O<sub>7</sub> unloaded.
- 4. Packaging: No prefix = Cerdip.


#### **AC CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 10 n	15
Input Pulse Levels VOL to VO	н
Input Timing Reference Level	٧
Output Timing Reference LevelVIL and VI	н


# AC WAVEFORMS FOR READ OPERATION



# AC WAVEFORMS FOR PAGE-SELECT WRITE OPERATION



# AC WAVEFORMS FOR PAGE-RESET OPERATIONS



- 1. Typical values are for T<sub>A</sub> = +25°C and nominal supply voltages.
- 2. This parameter is only sampled and is not 100% tested.
- 3. OE/V<sub>PP</sub> may be delayed up to t<sub>CE</sub>-t<sub>DE</sub> after the falling edga of CE without impact on t<sub>CE</sub>.

  4. Write may be terminated by either CE or WE, providing that the minimum t<sub>CW</sub> requirement is met before bringing WE high or that the minimum two requirement is met before bringing CE high,
- 5. OE/Vpp must be high during write cycle.

# **DEVICE OPERATION**

The modes of operation of the 27C513 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for OE/Vpp and 12V on Ag for inteligent Identifier mode.

**Table 1. Operating Modea** 

Pins	Œ	ŌE/V <sub>PP</sub>	WE	RST	Ag	Ao	Vcc	Outputs	Input/ Outputs
Mode							- 00		
Read	٧ <sub>L</sub>	V <sub>IL</sub>	VIH	ž	X(1)	X	5.0V	D <sub>OUT</sub>	D <sub>OUT</sub>
Output Disable	ViL	VIH	VIH	VIH	x	X	Vćc	High Z	High Z
Standby	VIH	X	Х	VIH.	X	X	V <sub>CC</sub>	High Z	High Z
Programming	VIL	V <sub>PP</sub> (3)	VIH	V <sub>iH</sub>	X	X	(Note 3)	DiN	DiN
Verify	VIL	V <sub>IL</sub>	ViH	VIH	X	X	(Note 3)	D <sub>OUT</sub> ·	D <sub>OUT</sub>
Program Inhibit	ViH	V <sub>PP</sub> (3)	V <sub>IH</sub>	VIH	X	Х	(Note 3)	High Z	High Z
Page-Select Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>CC</sub> (5)	High Z	Page(2) D <sub>IN</sub>
Page-Reset	X	X	Х	V <sub>IL</sub>	X	X	V <sub>CC</sub> <sup>(5)</sup>	High Z	x
inteligent(4) —Manufacturer	V <sub>1L</sub>	VIL	VIH	V <sub>IH</sub>	V <sub>H</sub> (6)	VIL	5.0 <b>V</b>	89H	89H
Identifier —Device	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	VH(6)	VIH	5.0V	F9H	F9H

- 1. X can be  $V_{IH}$  or  $V_{IL}$ . 2. Addresses are don't care for page selection. See Table 2 for  $D_{IN}$  values.

- See Table 2 for V<sub>CC</sub> and V<sub>PP</sub> voltages.
   A<sub>1</sub>-A<sub>8</sub>, A<sub>10</sub>-A<sub>13</sub>, = V<sub>IL</sub>.
   Page 0 is automatically selected at power-up (V<sub>CC</sub> < 4.0V).</li>
- 6.  $V_H = 12.0V \pm 0.5\%$ .



#### Read Mode

The 27C513 has three control functions, two of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE/Vpp) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t<sub>ACC</sub>) is equal to the delay from CE to output (t<sub>CE</sub>). Data is available at the outputs after a delay of tog from the falling edge of OE/Vpp, assuming that CE has been low and addresses have been stable for at least t<sub>ACC</sub>-toe. WE is held high during read operations.

# Standby Mode

EPROMs can be placed in standby mode which reduces the maximum current of the device by applying a TTL-high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE/V<sub>PP</sub> and WE inputs.

# Page-Select Write Mode

The 27C513 is addressed by first selecting one of four 16 Kbyte pages. Individual bytes are then selected by normal random access within the 16 Kbyte page using the proper combination of  $A_0-A_{13}$  address inputs. By applying a TTL low signal to the WE input with CE low and OE high, the desired page is latched in according to the combination of  $D_0/O_0$  and  $D_1/O_1$ . Address inputs are "don't care" during page selection.

Care should be taken in organizing software programs such that the number of page changes is minimized. This allows maximum system performance. Also, the processor's program counter status must be considered when page changes occur in the middle of an opcode sequence. After a page-select write, the program counter will be incremented to the next location (or further in pipelined systems) in the new page relative to that of the page-select write opcode in the previous page.

Table 2. Page Selection Data

Input/Output (Pin) Page Selection	D <sub>1</sub> /O <sub>1</sub> (12)	D <sub>0</sub> /O <sub>0</sub> (11)
Select Page 0	V <sub>IL</sub>	VIL
Select Page 1	VIL	ViH
Select Pege 2	VIH	VIL
Select Page 3	ViH	ViH

# Page Reset

The 27C513 has an automatic page latch clear circuit to ensure consistent page selection during system bootstrapping. The page latch is automatically cleared to page 0 upon power-up. As the V<sub>CC</sub> supply voltage ramps up, the page latch is cleared. After V<sub>CC</sub> exceeds the 4.0V maximum page latch clear voltage (V<sub>CLR</sub>), the latch clear circuit is disabled. This ensures an adequate safety margin (500 mV of system noise below the worst case – 10% V<sub>CC</sub> supply condition) against spurious page latch clearing.

The 27C513 also has a page reset pin: RST. This pin should be tied to an active low system reset signal. These 27C513s will be reset to page 0 when this line is brought to TTL Low (V<sub>IL</sub>).

# Two Line Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 output control lines which accommodate this multiple memory connection. The two control lines for read operation allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently,  $\overline{CE}$  should be decoded and used as the primary device selecting function, while  $\overline{OE}/V_{PP}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

Similarly, CE deselects other 27C513s or RAMs during page select write operation while WE is in common with other devices in the array. WE is connected to the WAITE system control line.

#### SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control and by

# intel.

properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between Voc and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between VCC and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces. This inductive effect should be further minimized through special layout considerations such as larger traces and gridding (refer to High Speed Memory System Design Using the 2147H, AP-74). In particular, the VSS (Ground) plane should be as stable as possible.

# **PROGRAMMING**

Caution: Exceeding 14.0V on OE/V<sub>PP</sub> will permanently damage the 27C513.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the  $\overline{\text{OE}}/\text{V}_{PP}$  input is raised to its programming voltage (see Table 2) and  $\overline{\text{CE}}$  is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

# Program inhibit

Programming of multiple 27C513s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE input inhibits the other 27C513s from being programmed.

Except for CE, all inputs of the parallel 27C513s may be common. A TTL low-level pulse applied to the CE input with OE/V<sub>PP</sub> at its programming voltage will program the selected 27C513.

# Verify

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with OE/V<sub>PP</sub> and CE at V<sub>IL</sub> and V<sub>CC</sub> is at its programming voltage. Data should be verified t<sub>DV</sub> after the falling edge of CE.

# inteligent Identifier Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm 5^{\circ}$ C ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line  $A_{\rm B}$  of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_{\rm O}$  from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during the inteligant Identifier Mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A_0 = V_{IH}$ ) the device identifier code. These two identifier bytes are given in Table 1.

# **Quick Pulse Programming Algorithm**

Intel's 27C513 EPROM can be programmed using the Quick-Pulse Programming algorithm, developed by Intel to substantially reduce the throughput time in the production programming environment. This algorithm allows these devices to be programmed as fast as fourteen seconds, almost a hundred fold improvement over previous algorithms. Actual programming time is a function of the PROM programmer being used.

The Quick-Pulse Programming algorithm uses initial pulses of 100 μs followed by a byte ventication to determine when the address byte has been successfully programmed. Up to 25 100 μs pulses per byte are provided before a failure is recognized. A flowchart of the Quick-Pulse Programming Algorithm is shown in Figure 3.

For the Quick-Pulse Programming algorithm, the entire sequence of programming pulses and byte verifications is performed at  $V_{\rm CC}=6.25 V$  and  $V_{\rm PP}$  at 12.75V. When programming of the EPROM has been completed, all bytes should be compared to the original data with  $V_{\rm CC}=V_{\rm PP}=5.0 V$ .




Figure 3. 27C513 Quick-Pulse Programming Flowchart

# ERASURE CHARACTERISTICS (FOR CERDIP EPROMs)

The erasure characteristics are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week ® 12000 μW/cm²). Exposure of the device to high intensity UV light for long periods may cause permanent damage.

# TABLE 2. DC PROGRAMMING CHARACTERISTICS

 $T_{\Delta} = 25^{\circ}C \pm 5^{\circ}C$ 

Symbol	Parameter		Limits	Test Conditions	
		Min	Max	Units	(Note 1)
I <sub>LI</sub>	Input Current (All Inputs)		1	μА	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
V <sub>IL</sub>	input Low Level (All Inputs)	-0.1	0.8	٧	
V <sub>IH</sub>	Input High Level	2.4	6.5	٧	
VOL	Output Low Voltage During Verify		0.45	V	l <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage During Verify	3.5		V	I <sub>OH</sub> = -2.5 mA
ICC2 <sup>(2)</sup>	V <sub>CC</sub> Supply Current (Program and Verify)		40	mA	
(PP2(2)	V <sub>PP</sub> Supply Current (Program)		50	mA	CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>PP</sub>
V <sub>ID</sub>	A <sub>9</sub> inteligent Identifier Voltage	11.5	12.5	V	
V <sub>PP</sub>	Quick-Pulse Programming Algorithm	12.5	13.0	V	
V <sub>CC</sub>	Quick-Pulse Programming Algorithm	6.0	6.5	V	

#### NOTES:

1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.

The maximum current value is with outputs O<sub>0</sub>-O<sub>7</sub> unloaded.



# **AC PROGRAMMING CHARACTERISTICS**

 $T_A \approx 25^{\circ}C \pm 5^{\circ}C$ 


Symbol	Parameter		Conditions*				
J,111001	i aramotor	Min	Тур	Max	Units	(Note 1)	
tas	Address Setup Time	2			μs		
toes	OE/V <sub>PP</sub> Setup Time	2			μз		
tos	Data Setup Time	2			με		
tAH	Address Hold Time	0			μs		
<sup>t</sup> DH	Data Hold Time	2			μs		
topp	Output Enable to Output Float Delay	0		130	ns	(Note 2)	
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	2			μs	(Note 1)	
tpw	CE Initial Program Pulse Width	95	100	105	μs		
<sup>†</sup> OEH	OE/V <sub>PP</sub> Hold Time	2			μs		
t <sub>DV</sub>	Data Valid from CE			1	μs		
tvR	OE/V <sub>PP</sub> Recovery Time	2			μз		
<sup>t</sup> PRT	OE/V <sub>PP</sub> Pulse Rise Time During Programming	50			ns		

# **'AC CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20 ns
Input Pulse Levels 0.45V to 2.4V
Input Timing Reference Level0.8V and 2.0V
Output Timing Reference Level 0.8V and 2.0V

- 1. Vcc must be applied simultaneously or before  $\overline{\text{OE}}/V_{PP}$  and removed simultaneously or after  $\overline{\text{OE}}/V_{PP}$ .
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

# PROGRAMMING WAVEFORMS



- 1. The Input Timing Reference Level is 0.8V for a V<sub>IL</sub> and 2.0V for a V<sub>IH</sub>.
  2. Top and topp are characteristics of the device but must be accommodated by the programmer.
  3. The proper page to be programmed must be selected by a page-select write operation prior to programming each of the four 16 Kbyte pages. See Page Select Write AC and DC Characteristics for information on page selection operations.

#### **REVISION HISTORY**

Number	Description
003	Removed "Advance Information" Classification.
	Revised two from 50 ns to 100 ns Revised V <sub>CLR</sub> (3.5V) from MIn to Typ