

FLIP-FLOPS

54/74174, LS174, S174

Hex D Flip-Flops

- Six edge-triggered D-type flip-flops
- Three speed-power ranges available
- Buffered common clock
- Buffered, asynchronous Master Reset

DESCRIPTION

The '174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (Total)
74174	35MHz	45mA
74LS174	40MHz	16mA
74S174	110MHz	90mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	MILITARY RANGES $V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N74174N • N74LS174N N74S174N	
Plastic SO	N74LS174D N74S174D	
Ceramic DIP		S54174F • S54LS174F S54S174F
Flatpack		S54174W • S54LS174W S54S174W
LLCC		S54S174G • S54LS174G


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74	54/74S	54/74LS
All	Inputs	1ul	1Sul	1LSul
Q_0 - Q_5	Outputs	10ul	10Sul	10LSul


NOTE

Where a 54/74 unit load (ul) is understood to be $40\mu A$ I_{IH} and $-1.6mA$ I_{IL} , a 54/74S unit load (Sul) is $50\mu A$ I_{IH} and $-2.0mA$ I_{IL} , and 54/74LS unit load (LSul) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



FLIP-FLOPS

54/74174, LS174, S174

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS			OUTPUTS
	MR	CP	D _n	
Reset (clear)	L	X	X	L
Load "1"	H	1	h	H
Load "0"	H	1	l	L

H = HIGH voltage level steady state

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

1 = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	54	54LS	54S	74	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	-55 to +125			0 to 70			°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		54/74			54/74LS			54/74S			UNIT
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V
	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage		2.0			2.0			2.0			V
V _{IL} LOW-level input voltage	Mil			+0.8			+0.7			+0.8	V
	Com'l			+0.8			+0.8			+0.8	V
I _{IK} Input clamp current				-12			-18			-18	mA
I _{OH} HIGH-level output current				-800			-400			-1000	μA
I _{OL} LOW-level output current	Mil			16			4			20	mA
	Com'l			16			8			20	mA
T _A Operating free-air temperature	Mil	-55		+125	-55		+125	-55		+125	°C
	Com'l	0		70	0		70	0		70	°C

NOTE

V_{IL} = +0.7V MAX for 54S at +125°C only.

FLIP-FLOPS

54/74174, LS174, S174

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	54/74174			54/74LS174			54/74S174			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	Mil 2.4	3.4		2.5	3.4		2.5	3.4		V
		Com'l 2.4	3.4		2.7	3.4		2.7	3.4		V
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$		0.2	0.4		0.25	0.4			0.5 ⁵	V
	$I_{OL} = \text{MAX}$		0.2	0.4		0.35	0.5			0.5	V
	$I_{OL} = 4\text{mA}$	74LS				0.25	0.4				V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5			-1.5			-1.2	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$			1.0						1.0	mA
	$V_I = 5.5\text{V}$										mA
	$V_I = 7.0\text{V}$						0.1				mA
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}$			40							μA
	$V_I = 2.4\text{V}$						20			50	μA
	$V_I = 2.7\text{V}$										μA
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}$			-1.6			-0.4				mA
	$V_I = 0.4\text{V}$									-2.0	mA
	$V_I = 0.5\text{V}$										mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	Mil -20		-57	-20		-100	-40		-100	mA
		Com'l -18		-57	-20		-100	-40		-100	mA
I_{CC} Supply current ⁴ (total)	$V_{CC} = \text{MAX}$		45	65		16	26		90	144	mA

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- I_{CC} is measured after a momentary ground, then 4.5V is applied to Clock, with 4.5V applied to all Data and MR inputs and all outputs open.
- $V_{OL} = +0.45\text{V MAX}$ for 54S at $+125^\circ\text{C}$ only.

AC CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER		TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
			$C_L = 15\text{pF}, R_L = 400\Omega$		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		$C_L = 15\text{pF}, R_L = 280\Omega$		
			Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	25		30		75		MHz
t_{PLH}	Propagation delay	Waveform 1		30		30		13	ns
t_{PHL}	Clock to output			35		30		17	
t_{PHL}	Propagation delay $\overline{\text{MR}}$ to output	Waveform 3		35		35		22	ns

NOTE

Per industry convention, t_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.


AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
		Min	Max	Min	Max	Min	Max	
$t_{W(L)}$ Clock pulse width (LOW)	Waveform 1	20		20		7.0		ns
t_W Master Reset pulse width	Waveform 3	20		20		10		ns
t_s Setup time, data to CP	Waveform 2	20		20		5.0		ns
t_h Hold time, data to CP	Waveform 2	5		5		3.0		ns
t_{rec} Recovery time, MR to CP	Waveform 3	25		25		5.0		ns

FLIP-FLOPS

54/74174, LS174, S174


AC WAVEFORMS

CLOCK TO OUTPUT DELAYS
AND CLOCK PULSE WIDTH

$V_M = 1.5V$ for 54/74 and 54S/74S, $V_M = 1.3V$ for 54LS/74LS

Waveform 1


DATA SET-UP AND HOLD TIMES



$V_M = 1.5V$ for 54/74 and 54S/74S, $V_M = 1.3V$ for 54LS/74LS

The shaded areas indicate when the input is permitted to change for predictable output performance

Waveform 2


MASTER RESET TO OUTPUT DELAY, MASTER RESET
PULSE WIDTH, AND MASTER RESET RECOVERY TIME

$V_M = 1.5V$ for 54/74 and 54S/74S, $V_M = 1.3V$ for 54LS/74LS

Waveform 3

TEST CIRCUITS AND WAVEFORMS


TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS



DEFINITIONS

- R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE DEFINITIONS



$V_M = 1.3V$ for 54LS/74LS; $V_M = 1.5V$ for all other TTL families

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns