

# SHIFT REGISTERS

54/74194, LS194A, S194

## 4-Bit Bidirectional Universal Shift Register

- Buffered clock and control inputs
- Shift left and shift right capability
- Synchronous parallel and serial data transfers
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

### DESCRIPTION

The functional characteristics of the '194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 20ns (typical) for the 54/74 and 54LS/74LS, and 12ns (typical) for 54S/74S, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

The '194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs,  $S_0$  and  $S_1$ . As shown in the Mode Select Table, data can be entered and shifted from left to right (shift right,  $Q_0-Q_1$ , etc.) or, right to left (shift left,  $Q_3-Q_2$ , etc.) or, parallel data can be entered, loading all 4 bits of the register simultaneously. When both  $S_0$  and  $S_1$  are LOW, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs ( $D_{SR}$ ,  $D_{SL}$ ) to allow multistage

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (Total)
74194	36MHz	39mA
74LS194A	36MHz	15mA
74S194	105MHz	85mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGES	MILITARY RANGES
	$V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$ ; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	N74194N • N74LS194AN N74S194N	
Plastic SO	N74LS194AD • N74S194D	
Ceramic DIP		S54194F • S54LS194AF S54S194F
Flatpack		S54194W • S54LS194AW S54S194W
LLCC		S54194G

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74	54/74S	54/74LS
All	Inputs	1uI	1SuI	1LSuI
$Q_0-Q_3$	Outputs	10uI	10SuI	10LSuI

**NOTE**

Where a 54/74 unit load (uI) is understood to be 40 $\mu$ A  $I_{IH}$  and -1.6mA  $I_{IL}$ , a 54/74S unit load (SuI) is 50 $\mu$ A  $I_{IH}$  and -2.0mA  $I_{IL}$ , and 54/74LS unit load (LSuI) is 20 $\mu$ A  $I_{IH}$  and -0.4mA  $I_{IL}$ .


shift right or shift left data transfers without interfering with parallel load operation.

Mode Select and Data inputs on the 54S/74S194 and 54LS/74LS194A are edge-triggered, responding only to the LOW-to-HIGH transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Control and selected Data inputs must be stable one setup time prior to the positive transition of the clock pulse. The Mode Select inputs of the 54/74194 are


gated with the clock and should be changed from HIGH-to-LOW only while the Clock input is HIGH.

The four parallel data inputs ( $D_0-D_3$ ) are D-type inputs. Data appearing on  $D_0-D_3$  inputs when  $S_0$  and  $S_1$  are HIGH is transferred to the  $Q_0-Q_3$  outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous Master Reset ( $\overline{MR}$ ) overrides all other input conditions and forces the Q outputs LOW.


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



MODE SELECT—FUNCTION TABLE


OPERATING MODE	INPUTS							OUTPUTS			
	CP	$\overline{MR}$	S <sub>1</sub>	S	D <sub>SR</sub>	D <sub>SL</sub>	D <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
Reset (clear)	X	L	X	X	X	X	X	L	L	L	L
Hold (do nothing)	X	H	j <sup>(a)</sup>	j <sup>(a)</sup>	X	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>
Shift Left	l	H	h	j <sup>(a)</sup>	X	l	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	L
	l	H	h	j <sup>(a)</sup>	X	h	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	H
Shift Right	l	H	j <sup>(a)</sup>	h	l	X	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
	l	H	j <sup>(a)</sup>	h	h	X	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Parallel Load	l	H	h	h	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>

H = HIGH voltage level  
 h = HIGH voltage level one setup time prior to the LOW to HIGH clock transition  
 L = LOW voltage level  
 l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition  
 j = LOW voltage level one setup time prior to the LOW to HIGH clock transition  
 q<sub>n</sub>(q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW to HIGH clock transition.

X = Don't care  
 l = LOW-to-HIGH clock transition

NOTES  
 a. The HIGH-to-LOW transition of the S<sub>0</sub> and S<sub>1</sub> inputs on the 54/74194 should only take place while CP is HIGH for conventional operation


TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES




SHIFT REGISTERS

54/74194, LS194A, S194

LOGIC DIAGRAM



LOGIC DIAGRAM



**SHIFT REGISTERS**

**54/74194, LS194A, S194**

**ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		54	54LS	54S	74	74LS	74S	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	7.0	7.0	7.0	7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I <sub>IN</sub>	Input current	-30 to +5	-30 to +1	-30 to +5	-30 to +5	-30 to +1	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	V					
T <sub>A</sub>	Operating free-air temperature range	-55 to +125			0 to 70			°C

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER		54/74			54/74LS			54/74S			UNIT	
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max		
V <sub>CC</sub>	Supply voltage	Mil	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V
		Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage	2.0			2.0			2.0			V	
V <sub>IL</sub>	LOW-level input voltage	Mil		+0.8			+0.7			+0.8	V	
		Com'l		+0.8			+0.8			+0.8	V	
I <sub>IK</sub>	Input clamp current			-12			-18			-18	mA	
I <sub>OH</sub>	HIGH-level output current			-800			-400			-1000	μA	
I <sub>OL</sub>	LOW-level output current	Mil		16			4			20	mA	
		Com'l		16			8			20	mA	
T <sub>A</sub>	Operating free-air temperature	Mil	-55	+125	-55	+125	-55	+125	-55	+125	°C	
		Com'l	0	70	0	70	0	70	0	70	°C	

NOTE  
V<sub>IL</sub> = +0.7V MAX for 54S at T<sub>A</sub> = +125°C only.

**4**

## SHIFT REGISTERS

54/74194, LS194A, S194

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>		54/74194			54/74LS194A			54/74S194			UNIT	
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub> HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	Mil	2.4	3.4		2.5	3.5		2.5	3.4		V	
		Com'l	2.4	3.4		2.7	3.5		2.7	3.4		V	
V <sub>OL</sub> LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX	I <sub>OL</sub> = MAX	Mil	0.2	0.4		0.25	0.4				0.5 <sup>5</sup>	V
			Com'l		0.2	0.4		0.35	0.5				0.5
		I <sub>OL</sub> = 4mA	74LS					0.25	0.4				V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>				-1.5				-1.5			-1.2	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1.0							1.0	mA
		V <sub>I</sub> = 7.0V						0.1					mA
I <sub>IH</sub> HIGH-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V			40								μA
		V <sub>I</sub> = 2.7V						20				50	μA
I <sub>IL</sub> LOW-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V			-1.6								mA
		V <sub>I</sub> = 0.5V										-2.0	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	Mil	-20		-57	-20		-100	-40			-100	mA
		Com'l	-18		-57	-20		-100	-40			-100	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			39	63		15	23		85	135	mA	

## NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With all outputs open, D<sub>i</sub> inputs grounded and 4.5V applied to S<sub>0</sub>, S<sub>1</sub>,  $\overline{MR}$  and the serial inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5V applied to CP.
- V<sub>OL</sub> = +0.45V MAX for 54S at T<sub>A</sub> = +125°C only.

AC CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 400Ω		C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ		C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω		
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Maximum clock frequency	Waveform 1	25		25		70		MHz
t <sub>PLH</sub> Propagation delay t <sub>PFL</sub> Clock to output	Waveform 1		22 26		22 26	4.0 4.0	12 16.5	ns
t <sub>PHL</sub> Propagation delay MR to output	Waveform 2		37		30		18.5	ns

## NOTE


Per industry convention, f<sub>MAX</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

AC SETUP REQUIREMENTS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	54/74		54LS/74LS		54S/74S		UNIT
		Min	Max	Min	Max	Min	Max	
t <sub>w</sub> (H) Clock pulse width, HIGH	Waveform 1	20		20		7		ns
t <sub>w</sub> (L) $\overline{MR}$ pulse width, LOW	Waveform 2	20		20		12		ns
t <sub>s</sub> Setup time, Data to Clock	Waveform 3	20		20		5.0		ns
t <sub>h</sub> Hold time, Data to Clock	Waveform 3	0		0		3.0		ns
t <sub>s</sub> (L) Setup time LOW, S <sub>n</sub> to CP <sup>(a)</sup>	Waveform 4	30		30		11		ns
t <sub>s</sub> (H) Setup time HIGH, S <sub>n</sub> to CP	Waveform 4	30		30		11		ns
t <sub>h</sub> Hold time, S <sub>n</sub> to CP	Waveform 4	0		0		3.0		ns
t <sub>rec</sub> Recovery time, $\overline{MR}$ to CP	Waveform 2	25		25		9.0		ns


AC WAVEFORMS

CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



Waveform 1

DATA SET-UP AND HOLD TIMES




Waveform 3

$V_M = 1.5V$  for 54S/74S;  $V_M = 1.3V$  for 54LS/74LS


The shaded areas indicate when the input is permitted to change predictable output performance

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY & MASTER RESET TO CLOCK RECOVERY TIME



Waveform 2

SETUP AND HOLD TIMES FOR  $S_0$  AND  $S_1$  INPUTS




Waveform 4


4

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR 54/74 TOTEM-POLE OUTPUTS



INPUT PULSE DEFINITIONS



$V_M = 1.3V$  for 54LS/74LS;  $V_M = 1.5V$  for all other TTL families.

DEFINITIONS

- $R_L$  = Load resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.
- $D$  = Diodes are 1N916, 1N3064, or equivalent.
- $t_{TLH}$ ,  $t_{THL}$  Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54/74	3.0V	1MHz	500ns	7ns	7ns
54LS/74LS	3.0V	1MHz	500ns	15ns	6ns
54S/74S	3.0V	1MHz	500ns	2.5ns	2.5ns