

# PIC17C4X

# **High-Performance 8-Bit CMOS EPROM Microcontroller**

#### **Devices Included In This Data Sheet**

- PIC17C42
- PIC17C43
- PIC17C44

#### **High-Performance RISC-like CPU Features**

- Only 58 single word instructions to learn
- All single cycle instructions (160 ns) except for program branches which are two-cycle and table reads/writes
- · Operating speed:
  - DC 25 MHz clock input
  - DC 160 ns instruction cycle

Device	Program Memory	Data Memory
PIC17C44	8K	454
PIC17C43	4K	454
PIC17C42	2K	232

- 8 x 8 Hardware Multiplier (PIC17C43/C44 Devices only)
- · Interrupt capability
- 16 levels deep hardware stack
- · Direct, indirect and relative addressing modes
- Internal/External program memory execution
- 64K x 16 addressable program memory space

## **Peripheral Features**


- 33 I/O pins with individual direction control
- High current sink/source for direct LED drive
- RA2 and RA3 are open collector, high voltage (12V), high current (60 mA), I/O
- · Two capture inputs and two PWM outputs
  - Captures are 16-bit, max resolution 160 ns
  - PWM resolution is 1- to 10-bit
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler
- TMR1: 8-bit timer/counter
- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Serial Communications Interface (SCI/USART)

#### Special microcontroller features

- Power-On Reset (POR), Power-Up Timer (PWRT) and Oscillator Start-Up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Code-protection
- Power saving SLEEP mode
- Selectable oscillator options

### **CMOS Technology**

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range (2.5V to 6.0V)
- · Commercial and Industrial Temperature Range
- · Low-power consumption
  - < 5 mA @ 5V, 4 MHz
  - 100 μA typical @ 4.5V, 32 kHz
  - < 1 μA typical standby current @ 5V</li>



# PIC17C4X

# **TABLE OF CONTENTS**

1.0	Overview		3						
2.0	PIC17C4X D	evice Varieties	5						
3.0	Architectural	Overview	7						
4.0	Reset								
5.0	Interrupts		19						
6.0	Memory Orga	anization	27						
7.0	Table Reads	and Table Writes	41						
8.0	Hardware Mu	ıltiplier	47						
9.0	I/O Ports		51						
10.0	Overview of	Timer resources	63						
11.0	Timer0		65						
12.0	Timer1, Time	r2, Timer3, PWMs and Captures	69						
13.0	Serial Comm	unication Interface (SCI) Module	81						
14.0	Special Featu	ures of the CPU	97						
15.0	Instruction Se	et Summary	105						
16.0	Development	t Support	133						
17.0	PIC17C42 EI	lectrical Characteristics	137						
18.0	PIC17C42 D	C and AC Characteristics	153						
19.0	PIC17C43 ar	nd PIC17C44 Electrical Characteristics	165						
20.0	PIC17C43 ar	nd PIC17C44 DC and AC Characteristics	183						
21.0	Packaging In	formation	195						
	Appendix A:	Modifications	201						
	Appendix B:	Compatibility	201						
	Appendix C:	What's New	202						
	Appendix D:	What's Changed	202						
	Appendix E:	PIC16/17 Microcontrollers	203						
	Appendix F:	Errata for PIC17C42 Silicon	207						
	-	Connecting to Microchip BBS	222						

# To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. To this end, we recently converted to a new publishing software package which we believe will enhance our entire documentation process and product. As in any conversion process, information may have accidently been altered or deleted. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C42 Data Sheet (Literature Number DS30073D), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

## 1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17C43
- PIC17C44

The PIC17C43 and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40-Pin, EPROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC-like architecture. The PIC17CXX has enhanced core features, sixteen-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in the PIC17C43 and PIC17C44 devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications the PIC17C43 and PIC17C44 devices have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Serial Communications Interface (SCI)

The SCI can be configured for either synchronous or asynchronous communications (USART).

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- · Extended microcontroller
- · Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

A simplified block diagram of the PIC17C42 is shown in Figure 3-1 and the block diagram for the PIC17C43 and PIC17C44 devices is shown in Figure 3-2.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

# 1.1 <u>Family and Upward Compatibility</u>

Those users familiar with the PIC16C5x and PIC16Cxx families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (see Appendix B).

# 1.2 <u>Development Support</u>

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

# PIC17C4X

TABLE 1-1: PIC17CXX FAMILY OF DEVICES

			PIC17C42	PIC17C43	PIC17C44
Maximum Frequency of Operation	25 MHz	25 MHz	25 MHz		
Operating Voltage Range			4.5 - 5.5V	2.5 - 6.0V	2.5 - 6.0V
On-chip Program Memory (16-bits	wide)		2K	4K	8K
Data Memory (bytes)			232	454	454
Hardware Multiplier (8 x 8)			No	Yes	Yes
Timer0 (16-bit + 8-bit postscaler)			Yes	Yes	Yes
Timer1 (8-bit)			Yes	Yes	Yes
Timer2 (8-bit)			Yes	Yes	Yes
Timer3 (16-bit)			Yes	Yes	Yes
Capture inputs (16-bit)			2	2	2
PWM outputs (up to 10-bit)			2	2	2
Serial Communications Interface (	SCI/USART)		Yes	Yes	Yes
Power-On Reset			Yes	Yes	Yes
Watchdog Timer			Yes	Yes	Yes
External Interrupts			Yes	Yes	Yes
Interrupt Sources			11	11	11
Program Memory Code Protect			Yes	Yes 1	Yes 1
I/O			33	33	33
I/O High Current Capability	Source		25 mA	25 mA	25 mA
	Sink		25 mA <sup>2</sup>	25 mA <sup>2</sup>	25 mA <sup>2</sup>
Package Types	•		40-Pin DIP,	40-Pin DIP,	40-Pin DIP,
			44-pin PLCC 44-pin MQFP	44-pin PLCC 44-pin TQFP	44-pin PLCC 44-pin TQFP

Note 1: The Code Protect Feature is different from the PIC17C42.

<sup>2:</sup> RA2 and RA3 can sink up to 60 mA.

### 2.0 PIC17C4X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C4X Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C4X Product Identification System" on the back page of this data sheet to specify the correct part number.

## 2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PRO MATE™ programmer supports programming of the PIC17C4X. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

# 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

# 2.3 <u>Quick-Turnaround-Production (QTP)</u> Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

# 2.4 <u>Serialized Quick-Turnaround</u> Production (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

# PIC17C4X

NOTES:

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (160 ns @ 25 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space. The PIC17C42 integrates 2K x 16 EPROM program memory on-chip, while the PIC17C43 integrates 4K x 16 and the PIC17C44 integrates 8K x 16 EPROM program memory. Program execution can be internal only (microcontroller or protected mircocontroller mode), external only (microprocessor mode) or both (extended microcontroller mode).

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage.

The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

The PIC17C43 and PIC17C44 devices also have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24- or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

#### **EXAMPLE 3-1: SIGNED MATH**

S	igned	Math	Un	sign	ed Math				
	-127	(FFh)		255	(FFh)				
+	1	(01h)	+	1	(01h)				
_	-126	(FFh)	_	Λ	(00h)	•	C	_	1

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

ALE, WR, OF PORTE FIGURE 3-1: PIC17C42 BLOCK DIAGRAM AD <15:0> PORT C, D OSC1, OSC2, OSC2, OSC3, OSC4, OSC2, OSC3, OSC4, OSC2, OSC4, OSC2, OSC3, OSC4, OSC3, OSC4, OSC3, OSC4, DECODE SYSTEM BUS INTER-FACE CLOCK GENERATOR POWER ON RESET WATCHDOG TIMER OSC STARTUP TIMER TEST MODE SELECT FSR0 FSR1 ADDRESS LATCH DATA LATCH PROGRAM MEMORY (EPROM) 2K x 16 7 IR LATCH <16> ROM LATCH <16> 16 Q1, Q2, Q3, Q4 IR BUS <16> TABLE PTR<16> CONTROL OUTPUTS 16 INSTRUCTION DECODER TABLE LATCH <16> STACK 16 x 16 CONTROL SIGNALS TO CPU РС PCLATH<8> PCH INTERRUPT MODULE 8 / IR BUS <7:0> IR <2:0> RAM ADDR BUFFER DATA RAM 232x8 DATA LATCH 4 BSR <<u>8></u> SUB ATAD IR <7> READ/WRITE DECODE FOR REGISTERS MAPPED IN DATA SPACE WRF DATA BUS <8> RDF TMR1, TMR2, TMR3 CAPTURE PWM PERIPHERALS RA1/T0CKI SERIAL PORT DIGITAL I/O PORTS A, B TMR0 MODULE RA0/INT WREG <8> IR BUS <16> RA1/ T0CKI œ 9 BITOP SHIFTER ALU PORTA RAQ/INT RA1/TOCKI RA2 RA3 RA4/RX/DT RA5/TX/CK




TABLE 3-1: PIC17C4X PINOUT DESCRIPTIONS

Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description	
OSC1/CLKIN	19	21	37	I	ST	Oscillator input in crystal/resonator or RC oscillator mode.  External clock input in external clock mode.	
OSC2/CLKOUT	20	22	38	0	_	Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate.	
MCLR/VPP	32	35	7	I/P	ST	Master clear (reset) input/Programming Voltage (VPP) input. This is the active low reset input to the chip.	
						PORTA is a bidirectional I/O Port except for RA0 and RA1 which are input only.	
RA0/INT	26	28	44	I	ST	RA0/INT can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.	
RA1/T0CKI	25	27	43	I	ST	RA1/T0CKI can also be selected as an external interrupt input, and the interrupt can be configured to be on positive or negative edge. RA1T0CKI can also be selected to be the clock input to the TMR0 timer/counter.	
RA2	24	26	42	I/O	ST	High voltage, high current open collector input/output port pins.	
RA3	23	25	41	I/O	ST	High voltage, high current open collector input/output port pins.	
RA4/RX/DT	22	24	40	I/O	ST	RA4/RX/DT can also be selected as the SCI Asynchronous Receive or SCI Synchronous Data.	
RA5/TX/CK	21	23	39	I/O	ST	RA5/TX/CK can also be selected as the SCI Asynchronous Transmit or SCI Synchronous Clock.	
						PORTB is a bidirectional I/O Port.	
RB0/CAP1	11	13	29	I/O	ST	RB0/CAP1 can also be the CAP1 input pin.	
RB1/CAP2	12	14	30	I/O	ST	RB1/CAP2 can also be the CAP2 input pin.	
RB2/PWM1	13	15	31	I/O	ST	RB2/PWM1 can also be the PWM1 output pin.	
RB3/PWM2	14	16	32	I/O	ST	RB3/PWM2 can also be the PWM2 output pin.	
RB4/TCLK12	15	17	33	I/O	ST	RB4/TCLK12 can also be the external clock input to Timer1 and Timer2.	
RB5/TCLK3	16	18	34	I/O	ST	RB5/TCLK3 can also be the external clock input to Timer3.	
RB6	17	19	35	I/O	ST		
RB7	18	20	36	I/O	ST		
						PORTC is a bidirectional I/O Port.	
RC0/AD0	2	3	19	I/O	TTL	This is also the lower half of the 16 bit wide system bus in	
RC1/AD1	3	4	20	I/O	TTL	microprocessor mode or extended microcontroller mode.	
RC2/AD2	4	5	21	I/O	TTL	In multiplexed system bus configuration, these pins are	
RC3/AD3	5	6	22	I/O	TTL	address output as well as data input or output.	
RC4/AD4	6	7	23	I/O	TTL		
RC5/AD5	7	8	24	I/O	TTL		
RC6/AD6	8	9	25	I/O	TTL		
RC7/AD7	9	10	26	I/O	TTL		

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

TABLE 3-1: PIC17C4X PINOUT DESCRIPTIONS (CONT.)

Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
						PORTD is a bidirectional I/O Port.
RD0/AD8	40	43	15	I/O	TTL	This is also the upper byte of the 16-bit system bus in
RD1/AD9	39	42	14	I/O	TTL	microprocessor mode or extended microprocessor mode
RD2/AD10	38	41	13	I/O	TTL	or extended microcontroller mode. In multiplexed system
RD3/AD11	37	40	12	I/O	TTL	bus configuration these pins are address output as well as data input or output.
RD4/AD12	36	39	11	I/O	TTL	as data input of odiput.
RD5/AD13	35	38	10	I/O	TTL	
RD6/AD14	34	37	9	I/O	TTL	
RD7/AD15	33	36	8	I/O	TTL	
						PORTE is a bidirectional I/O Port.
RE0/ALE	30	32	4	I/O	TTL	In microprocessor mode or extended microcontroller mode, it is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.
RE1/OE	29	31	3	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Output Enable $(\overline{OE})$ control output (active low).
RE2/WR	28	30	2	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Write Enable (WR) control output (active low).
TEST	27	29	1	I	ST	Test mode selection control input. Always tie to Vss for normal operation.
Vss	10,	11,	5, 6,	Р		Ground reference for logic and I/O pins.
	31	12,	27, 28			
.,		33, 34				
VDD	1	1, 44	16, 17	Р		Positive supply for logic and I/O pins.

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

# 3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.


# 3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (see Example 3-2).


A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





#### **EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW**



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

### 4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-On Reset (POR)
- MCLR reset during normal operation
- · WDT time-out reset during normal operation

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-On Reset (POR), on MCLR or WDT reset during normal operation and on MCLR reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

# 4.1 <u>Power-On Reset (POR), Power-Up-</u> <u>Timer (PWRT) and Oscillator Start-Up</u> Timer (OST)

## 4.1.1 POWER-ON RESET (POR)


The Power-On Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V - 2.3V). PIC17C43 and PIC17C44 will produce an internal reset for both rising and falling VDD. The PIC17C42 does not produce an internal reset when VDD declines. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-On Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

# 4.1.2 POWER-UP TIMER (PWRT)

The Power-Up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of MCLR (detected high). The power-up timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.





#### 4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (1024 Tosc) delay after MCLR is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-On Reset or a Wake-Up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilized before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

#### 4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the  $\overline{\text{MCLR}}/\text{VPP}$  pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of (96 ms, 1024 Tosc)	1024 Tosc	_
EC, RC	Greater of (96 ms, 1024 Tosc)	_	ı

The time-out sequence begins from the first rising edge of  $\overline{\text{MCLR}}$ .

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) only exist for PIC17C43 and PIC17C44 devices. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2: STATUS BITS AND THEIR SIGNIFICANCE

TO	PD	Event
1	1	Power-On Reset, MCLR reset during normal operation, or CLRWDT instruction executed
1	0	MCLR reset during SLEEP or interrupt wakeup from SLEEP
0	1	WDT reset during normal operation
0	0	WDT time-out wake-up from SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA	OST Active
Power-On Reset		0000h	11 11	Yes
MCLR reset during normal operation	ation	0000h	11 11	No
MCLR reset during SLEEP		0000h	11 10	Yes <sup>2</sup>
WDT reset during normal opera	tion	0000h	11 01	No
WDT during SLEEP		0000h	11 00	Yes <sup>2</sup>
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes <sup>2</sup>
	GLINTD is clear	PC + 1 <sup>1</sup>	10 10	Yes <sup>2</sup>

Legend: u = unchanged, x = unknown, - = unimplemented, reads as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

FIGURE 4-2: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 4-4: SLOW RISE TIME (MCLR TIED TO VDD)





FIGURE 4-5: OSCILLATOR START-UP TIME



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-Up Timer (ost)

Tost = 1024 Tosc

FIGURE 4-6: USING ON-CHIP POR




FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1






FIGURE 4-8: PIC17C42 EXTERNAL
POWER-ON RESET CIRCUIT
(FOR SLOW VDD POWER-



- Note 1: An external Power-On Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the  $\overline{MCLR}/VPP$  pin is 5  $\mu$ A). A larger voltage drop will degrade VIH level on the  $\overline{MCLR}/VPP$  pin.
  - 3: R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}/VPP$  pin breakdown due to ESD or EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V_{C}$$

**INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS TABLE 4-4:** 

Register	Address	Power-On Reset	MCLR Reset WDT Reset	Wake up from SLEEP through interrupt
UNBANKED			•	•
INDF0	00h	0000 0000	0000 0000	0000 0000
FSR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000h	0000h	PC + 1 <sup>2</sup>
PCLATH	03h	xxxx xxxx	uuuu uuuu	uuuu uuuu
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA <sup>3</sup>	06h	11 11	11 ??	uu ??
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu <sup>1</sup>
INDF1	08h	0000 0000	0000 0000	uuuu uuuu
FSR1	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	0Ah	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0L	0Bh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0H	0Ch	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLPTRL	0Dh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLPTRH	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLPTRL <sup>4</sup>	0Dh	0000 0000	0000 0000	uuuu uuuu
TBLPTRH <sup>4</sup>	0Eh	0000 0000	0000 0000	uuuu uuuu
BSR	0Fh	0000 0000	0000 0000	uuuu uuuu
BANK 0				
PORTA	10h	0-xx xxxx	0-uu uuuu	uuuu uuuu
DDRB	11h	1111 1111	1111 1111	uuuu uuuu
PORTB	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
RCSTA	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXSTA	15h	00001x	00001u	uuuuuu
TXREG	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu
SPBRG	17h	xxxx xxxx	uuuu uuuu	uuuu uuuu
BANK 1				
DDRC	10h	1111 1111	1111 1111	uuuu uuuu
PORTC	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRD	12h	1111 1111	1111 1111	uuuu uuuu
PORTD	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRE	14h	111	111	uuu
PORTE	15h	xxx	uuu	uuu
PIR	16h	0000 0010	0000 0010	uuuu uuuu <sup>1</sup>
PIE	17h	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented, reads as '0', ? = value depends on condition Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt

<sup>3:</sup> See Table 4-3 for reset value of specific condition.

<sup>4:</sup> These values are for the PIC17C43 and PIC17C44 only.

# PIC17C4X

TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (CONT.)

Register	Address	Power-On Reset	MCLR Reset WDT Reset	Wake up from SLEEP through interrupt
BANK 2		<u> </u>		<u> </u>
TMR1	10h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR2	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3H	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR3/CA1L	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR3/CA1H	17h	xxxx xxxx	uuuu uuuu	uuuu uuuu
BANK 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx	uu	uu
PW1DCH	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PW2DCH	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2L	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2H	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TCON1	16h	0000 0000	0000 0000	uuuu uuuu
TCON2	17h	0000 0000	0000 0000	uuuu uuuu
UNBANKED				
PRODL <sup>4</sup>	18h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODH <sup>4</sup>	19h	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented, reads as '0', ? = value depends on condition

Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

<sup>3:</sup> See Table 4-3 for reset value of specific condition.

<sup>4:</sup> These values are for the PIC17C43 and PIC17C44 only.

### 5.0 INTERRUPTS

The PIC17C4X devices have 11 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB<7:0> pins
- Timer0 Overflow
- Timer1 Overflow
- Timer2 Overflow
- Timer3 Overflow
- SCI Transmit buffer empty
- · SCI Receive buffer full
- Capture1
- Capture2
- · T0CKI edge occurred

There are four registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE
- PIR

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which have the same vector address). These sources are:

- External interrupt from the RA0/INT pin
- Timer0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt


When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupt address), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

All of the individual interrupt flag bits will be set regardless of the status of their corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).

FIGURE 5-1: INTERRUPT LOGIC



# 5.1 <u>Interrupt Status Register (INTSTA)</u>

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

Tolf, INTF, Tockif, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Note:

# FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07H, UNBANKED)

R - 0	R/W - 0
PEIF	TOCKIF TOIF INTF PEIE TOCKIE TOIE INTE R = Readable bit
bit7	bit0 W = Writable bit
	- n = Value at POR reset
bit 7:	PEIF: Peripheral Interrupt Flag bit
	This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits.
	1 = A peripheral interrupt is pending
	0 = No peripheral interrupt is pending
bit 6:	T0CKIF: External Interrupt on T0CKI Pin Flag bit
	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h).
	1 = The software specified edge occurred on the RA1/T0CKI pin
	0 = The software specified edge did not occur on the RA1/T0CKI pin
bit 5:	T0IF: Timer0 Overflow Interrupt Flag bit
	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h).
	1 = Timer0 overflowed
	0 = Timer0 did not overflow
bit 4:	INTF: External Interrupt on INT Pin Flag bit
DIC 1.	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h).
	1 = The software specified edge occurred on the RAO/INT pin
	0 = The software specified edge did not occur on the RA0/INT pin
bit 3:	PEIE: Peripheral Interrupt Enable bit
Dit O.	This bit enables all peripheral interrupts that have their corresponding enable bits set.
	1 = Enable peripheral interrupts
	0 = Disable peripheral interrupts
bit 2:	TOCKIE: External Interrupt on TOCKI Pin Enable bit
DIL Z.	1 = Enable software specified edge interrupt on the RA1/T0CKI pin
	0 = Disable interrupt on the RA1/ToCKI pin
1.44	·
bit 1:	Tole: Timer0 Overflow Interrupt Enable bit
	1 = Enable Timer0 overflow interrupt
	0 = Disable Timer0 overflow interrupt
bit 0:	INTE: External Interrupt On INT Pin Enable bit
	1 = Enable software specified edge interrupt on the RA0/INT pin
	0 = Disable software specified edge interrupt on the RA0/INT pin

# 5.2 <u>Peripheral Interrupt Enable Register</u> (PIE)

This register contains the individual flag bits for the Peripheral interrupts.

# FIGURE 5-3: PIE REGISTER (ADDRESS: 17H, BANK 1)

RBIE	R/W - 0 R/W - 1 TMR3IE TMR2IE TMR1IE CA2IE CA1IE TXIE		R = Readable bit
bit7		bit0	W = Writable bit -n = Value at POR reset
bit 7:	RBIE: PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change		The value at the treest
bit 6:	<b>TMR3IE</b> : Timer3 Interrupt Enable bit 1 = Enable Timer3 interrupt 0 = Disable Timer3 interrupt		
bit 5:	<b>TMR2IE</b> : Timer2 Interrupt Enable bit 1 = Enable Timer2 interrupt 0 = Disable Timer2 interrupt		
bit 4:	<b>TMR1IE</b> : Timer1 Interrupt Enable bit 1 = Enable Timer1 interrupt 0 = Disable Timer1 interrupt		
bit 3:	CA2IE: Capture2 Interrupt Enable bit  1 = Enable Capture interrupt on RB1/CAP2 pin  0 = Disable Capture interrupt on RB1/CAP2 pin		
bit 2:	<b>CA1IE</b> : Capture1 Interrupt Enable bit 1 = Enable Capture interrupt on RB2/CAP1 pin 0 = Disable Capture interrupt on RB2/CAP1 pin		
bit 1:	<b>TXIE</b> : SCI Transmit Interrupt Enable bit 1 = Enable Transmit buffer empty interrupt 0 = Disable Transmit buffer empty interrupt		
bit 0:	RCIE: SCI Receive Interrupt Enable bit 1 = Enable Receive buffer full interrupt 0 = Disable Receive buffer full interrupt		

# 5.3 <u>Peripheral Interrupt Request Register</u> (PIR)

This register contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

# FIGURE 5-4: PIR REGISTER (ADDRESS: 16H, BANK 1)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R - 1	R - 0	
RBIF		TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	R = Readable bit
bit7		1				II.	bit0	W = Writable bit
hit 7.	DDIE: DO	DTD Intor	unt on Ch	ongo Flo	a bit			-n = Value at POR reset
bit 7:	<b>RBIF</b> : PO 1 = One o 0 = None	f the POR	TB inputs	changed	(Software	must er	nd the mis	smatch condition)
bit 6:	TMR3IF: Timer3 Interrupt Flag bit  If Capture1 is enabled (CA1/PR3 = 1)  1 = Timer3 overflowed  0 = Timer3 did not overflow							
		3 value ha	s rolled ov	er to 000				d register (PR3H:PR3L) value eriod register (PR3H:PR3L) value
bit 5:		2 value ha	s rolled ov	er to 000			•	d register (PR2) value eriod register (PR2) value
bit 4:		is in 8-bit r 1 value ha	node (T16 s rolled ov	s = 0) er to 000			•	d register (PR) value eriod register (PR2) value
		:TMR2 va	lue has ro	lled over t				period register (PR1:PR2) value the period register (PR1:PR2) value
bit 3:	<b>CA2IF</b> : Ca 1 = Captu 0 = Captu	re event o	ccurred or	RB1/CA		n		
bit 2:	<b>CA1IF</b> : Ca 1 = Captu 0 = Captu	re event o	ccurred or	RB0/CA		n		
bit 1:	<b>TXIF</b> : SCI 1 = Transr 0 = Transr	mit buffer i	s empty	Flag bit				
bit 0:	RCIF: SC 1 = Receiv 0 = Receiv	ve buffer is	s full	lag bit				

## 5.4 <u>Interrupt Operation</u>

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have 4 interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.

## Note 2: For the PIC17C42 only:

If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- 3. The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

 Ensure that the GLINTD bit was set by the instruction, as shown in the following code:

```
LOOP BCF CPUSTA, GLINTD; Disable Global; Interrupts
BTFSC CPUSTA, GLINTD; Global Interrupts; Disabled?
GOTO LOOP; NO, try again; YES, continue; with program; low
```

#### 5.5 **INT Interrupt**

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

#### 5.6 **TMR0 Interrupt**

An overflow (FFFFh  $\rightarrow$  0000h) in TMR0 will set the T0IF (INTSTA<5>) bit. The interrupt can be enabled/disabled by setting/clearing the T0IE control bit (INTSTA<1>). For operation of the TMR0 module, see Section 11.0.

#### 5.7 **T0CKI Interrupt**

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the TOCKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

#### 5.8 **Peripheral Interrupt**

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR register AND'ed with the corresponding enable bits in the PIE register. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.




FIGURE 5-5: INT PIN / TOCKI PIN INTERRUPT TIMING

# 5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software.

Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

#### **EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM**

```
; The addresses that are used to store the CPUSTA and WREG values \,
; must be in the data memory address range of 18h - 1Fh. Up to
; 8 locations can be saved and restored using
; the MOVFP instruction. This instruction neither affects the status
; bits, nor corrupts the WREG register.
       MOVFP WREG, TEMP_W ; Save WREG
PUSH
       MOVFP ALUSTA, TEMP_STATUS ; Save ALUSTA
       MOVFP
              BSR, TEMP_BSR
                              ; Save BSR
ISR
                                   ; This is the interrupt service routine
              TEMP_W, WREG
POP
       MOVFP
                                   ; Restore WREG
       MOVFP
              TEMP_STATUS, ALUSTA ; Restore ALUSTA
       MOVFP
              TEMP_BSR, BSR
                                   ; Restore BSR
       RETFIE
                                   ; Return from Interrupts enabled
```

# PIC17C4X

NOTES:

### 6.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C4X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

#### 6.1 **Program Memory Organization**

PIC17C4X devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 6-1).

#### 6.1.1 PROGRAM MEMORY OPERATION

The PIC17C4X can operate in one of four possible program memory configurations. The configuration is selected by two configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- · Extended Microcontroller
- · Protected Microcontroller


The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 6-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 6-1: PROGRAM MEMORY MAP AND STACK



- † User memory space may be internal, external, or both. The memory configuration depends on the processor mode.
- ‡ This location is reserved for the PIC17C42.


TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.


FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



#### 6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS



As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.


In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

TABLE 6-2: EPROM MEMORY ACCESS TIME ORDERING SUFFIX †

PIC17C4X	Instruction	EPROM	1 Suffix
Oscillator Frequency	Cycle Time (TcY)	PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70

† This selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.

FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM



## 6.2 <u>Data Memory Organization</u>

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for the PIC17C43 and PIC17C44 devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has 8 more locations than peripheral registers (6 locations for the PIC17C43 and PIC17C44 devices)which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (see Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

### 6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a POR reset and are unchanged on all other resets.

### 6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (see Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0		<u> </u>	
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	T0STA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
		Danie 4 1	Bank 2 <sup>1</sup>	Bank 3 <sup>1</sup>
	Bank 0	Bank 1 <sup>1</sup>	Dalik Z	Bank 3
10h	PORTA	DDRC	TMR1	PW1DCL
10h 11h				
	PORTA	DDRC	TMR1	PW1DCL
11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

FIGURE 6-6: PIC17C43 AND PIC17C44
REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	T0STA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 <sup>1</sup>	Bank 2 <sup>1</sup>	Bank 3 <sup>1</sup>
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
456				
1Fh 20h				
2011	General Purpose	General Purpose		
	RAM <sup>2</sup>	RAM <sup>2</sup>		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
  - 2: General Purpose Registers (GPR) locations 20h FFh and 120h 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

**TABLE 6-3: SPECIAL FUNCTION REGISTERS** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets <sup>3</sup>
Unbanke	ed										
00h	INDF0	Uses con	tents of FSI	R0 to addres	ss data mem	ory (not a p	hysical regis	ster)			
01h	FSR0	Indirect da	ata memory	address po	inter 0					xxxx xxxx	uuuu uuuu
02h	PCL	Low order	r 8-bits of P	С						0000 0000	0000 0000
03h	PCLATH <sup>1</sup>	Holding re	egister for u	pper 8-bits	of PC					xxxx xxxx	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	T0STA	INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	_	0000 000-	0000 000-
06h	CPUSTA <sup>2</sup>	_	_	STKAV	GLINTD	TO	PD		_	11 11	11 ??
07h	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses con	tents of FSI	R1 to addres	ss data mem	ory (not a p	hysical regis	ster)			
09h	FSR1	Indirect da	ata memory	address po	inter 1					xxxx xxxx	uuuu uuuu
0Ah	WREG	Working r	egister							xxxx xxxx	uuuu uuuu
0Bh	TMR0L	Timer0 lo	w byte							xxxx xxxx	uuuu uuuu
0Ch	TMR0H	Timer0 hi	gh byte							xxxx xxxx	uuuu uuuu
0Dh	TBLPTRL	Low byte	of program	memory tab	ole pointer					Note 4	Note 4
0Eh	TBLPTRH	High byte	of program	memory tal	ble pointer					Note 4	Note 4
0Fh	BSR	Bank sele	ct register							0000 0000	0000 0000
Bank 0	•	•									
10h	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data dired	ction registe	r for PORTI	3	I	I			1111 1111	1111 1111
12h	PORTB	PORTB d	ata latch							xxxx xxxx	uuuu uuuu
13h	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
14h	RCREG	Serial por	t receive re	gister	I	I	ı			xxxx xxxx	uuuu uuuu
15h	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
16h	TXREG	Serial por	t transmit re	egister	I.	ı	l .			xxxx xxxx	uuuu uuuu
17h	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
Bank 1	•										
10h	DDRC	Data dired	ction registe	er for PORT	2					1111 1111	1111 1111
11h	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
12h	DDRD	Data dired	ction registe	er for PORTI	)	Į.	!			1111 1111	1111 1111
13h	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
14h	DDRE	Data dired	ction registe	er for PORTI	=	ı				111	111
15h	PORTE	_	_	_	_	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
405	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
16h					•	i					

Legend:

x = Unknown, u = Unchanged, - = Unimplemented, reads as '0', ? - Value depends on condition.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Note 1: from or transferred to the upper byte of the program counter.

The TO and PD status bits in CPUSTA are not affected by a MCLR reset.

Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset. The following values are for both TBLPTRL and TBLPTRH:

PIC17C42 (Power-On Reset xxxx xxxx) and (All other resets uuuu uuuu)

PIC17C43/PIC17C44 (Power-On Reset 0000 0000) and (All other resets 0000 0000)

These registers are only implemented in the PIC17C43 and PIC17C44.

**TABLE 6-3: SPECIAL FUNCTION REGISTERS (CONT.)** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets <sup>3</sup>
Bank 2											
10h	TMR1	Timer1								xxxx xxxx	uuuu uuuu
11h	TMR2	Timer2								xxxx xxxx	uuuu uuuu
12h	TMR3L	Timer3 lov	w byte							xxxx xxxx	uuuu uuuu
13h	TMR3H	Timer3 hig	gh byte							xxxx xxxx	uuuu uuuu
14h	PR1	Timer1 pe	riod registe	er						xxxx xxxx	uuuu uuuu
15h	PR2	Timer2 pe	riod registe	er						xxxx xxxx	uuuu uuuu
16h	PR3L/CA1L	Timer3 pe	riod registe	er, low byte/c	apture1 regi	ister, low by	te			xxxx xxxx	uuuu uuuu
17h	PR3H/CA1H	Timer3 pe	riod registe	er, high byte/	capture1 reg	gister, high b	yte			xxxx xxxx	uuuu uuuu
Bank 3											
10h	PW1DCL	DC1	DC0	_	_	_	_	_	_	xx	uu
11h	PW2DCL	DC1	DC0	TM2PW2	-	_	_	_	_	xx0	uu0
12h	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
14h	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu
16h	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
Unbanke	ed										
18h <sup>5</sup>	PRODL	Low Byte	of 16-bit Pr	oduct (8 x 8	Hardware M	fultiply)				xxxx xxxx	uuuu uuuu
19h <sup>5</sup>	PRODH	High Byte	of 16-bit P	roduct (8 x 8	Hardware N	Multiply)				xxxx xxxx	uuuu uuuu

Legend:

x = Unknown, u = Unchanged, - = Unimplemented, reads as '0', ? - Value depends on condition.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter. Note 1:

The TO and PD status bits in CPUSTA are not affected by a MCLR reset.

Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset. The following values are for both TBLPTRL and TBLPTRH:

4:

PIC17C42 (Power-On Reset xxxx xxxx) and (All other resets uuuu uuuu)

PIC17C43/PIC17C44 (Power-On Reset 0000 0000) and (All other resets 0000 0000) These registers are only implemented in the PIC17C43 and PIC17C44.

5:

#### 6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the status register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the status registers because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary".

Note: The C and DC bits operate as a borrow out bit in subtraction. See the SUBLW and SUBWF instructions for examples.

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

# FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04H, UNBANKED)

R/W - 1	R/W - 1	R/W - 1	R/W - 1	R/W - x	R/W - x	R/W - x	R/W - x
FS3	FS2	FS1	FS0	OV	Z	DC	С
bit7							bit0

R = Readable bit W = Writable bit

-n = Value at POR reset (x = unknown)

bit 7-6: FS3:FS2: FSR1 Mode Select bits

00 = Post auto-decrement FSR1 value

01 = Post auto-increment FSR1 value

1x = FSR1 value does not change

bit 5-4: FS1:FS0: FSR0 Mode Select bits

00 = Post auto-decrement FSR0 value

01 = Post auto-increment FSR0 value

1x = FSR0 value does not change

bit 3: **OV**: Overflow bit

This bit is used for signed arithmetic. It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

1 = Overflow occurred for signed arithmetic, (in this arithmetic operation)

0 = No overflow occurred

bit 2: Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The results of an arithmetic or logic operation is not zero

bit 1: **DC**: Digit carry/borrow bit

For ADDWF and ADDLW instructions.

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

Note: For borrow the polarity is reversed.

bit 0: C: carry/borrow bit

For ADDWF and ADDLW instructions.

1 = A carry-out from the most significant bit of the result occurred

Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register.


0 = No carry-out from the most significant bit of the result

Note: For borrow the polarity is reversed.

#### 6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power Down ( $\overline{\text{PD}}$ ) and Time-Out ( $\overline{\text{TO}}$ ) bits. The  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$ , and STKAV bits are not writable. These bits are set or cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

# FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06H, UNBANKED)



#### TMR0 STATUS/CONTROL REGISTER 6.2.2.3 (TOSTA)

This register contains various control bits. One bit is used to control the edge upon which a signal on the RA0/INT pin will set the INT interrupt flag. The other bits (shaded) configure the Timer0 prescaler and clock source. These shaded bits are described in Figure 11-1.

#### FIGURE 6-9: **TOSTA REGISTER (ADDRESS: 05H, UNBANKED)**

R/W - 0	U - 0						
INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented,

reads as '0' -n = Value at POR reset

bit 7: INTEDG: INT Pin Interrupt Edge Select bit

This bit selects the edge upon which the interrupt is detected.

1 = Rising edge of RA0/INT pin generates interrupt

0 = Falling edge of RA0/INT pin generates interrupt

bit 6: T0SE: Timer0 Clock Input Edge Select bit

This bit selects the edge upon which TMR0 will increment.

When TOCS = 0

1 = Rising edge of RA1/T0CKI pin increments Timer0 and/or generates a T0CKIF interrupt 0 = Falling edge of RA1/T0CKI pin increments Timer0 and/or generates a T0CKIF interrupt

When TOCS = 1

Don't care

bit 5: T0CS: Timer0 Clock Source Select bit

This bit selects the clock source for TMR0.

1 = Internal instruction clock cycle (Tcy)

0 = TOCKI pin

bit 4-1: PS3:PS0: Timer0 Prescale Selection bits

These bits select the prescale value for TMR0.

PS3:PS0	Prescale Valu
0000	1:1 1:2
0001 0010	1:4
0011 0100	1:8 1:16
0101	1:32
0110 0111	1:64 1:128
1xxx	1:256

bit 0: Unimplemented: reads as '0'

### 6.3 Stack Operation

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (see Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- Note 1: There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occured). If a "PUSH" operation occurs next, the STKAV bit will be locked clear. Only a device reset will cause this bit to set.


After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

### 6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the SCI transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 6-10: INDIRECT ADDRESSING



#### 6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- · INDF0 and FSR0
- · INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

#### 6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

#### **EXAMPLE 6-1: INDIRECT ADDRESSING**

```
MOVLW
            0 \times 20
   MOVWF
            FSR0
                         ; FSR0 = 20h
            ALUSTA, FS1 ; Increment FSR
   BCF
   BSF
            ALUSTA, FS0 ; after access
   BCF
            ALUSTA, C
                         ; C = 0
            END_RAM + 1 ;
   MOVLW
LP CLRF
            INDF0
                         ; Addr(FSR) = 0
            FSR0
                         ; FSR0 = END_RAM+1?
   CPFSEO
   GOTO
            LP
                         ; NO, clear next
                         ; YES, All RAM is
    :
                          ; cleared
```

## 6.5 <u>Table Pointer (TBLPTRL and TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

## 6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

### 6.7 **Program Counter Module**

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Note: On POR, the contents of the PCLATH register are unknown. The PCLATH should be initialized before a CALL, GOTO, or any instruction that modifies the PCL register is executed.

The operations of the PC and PCLATH for different instructions are as follows:

#### a) LCALL instruction:

An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged.

PCLATH → PCH

Opcode<7:0> → PCL

b) <u>CALL, GOTO instructions</u>:

A 13-bit destination address is provided in the instruction (opcode).

Opcode<12:0> → PC <12:0>

PC<15:13> → PCLATH<7:5>

Opcode<12:8>  $\rightarrow$  PCLATH <4:0>

c) Read instructions on PCL:

Any instruction that reads PCL.

PCL → data bus → ALU or destination

PCH → PCLATH

d) Write instructions on PCL:

Any instruction that writes to PCL.

8-bit data  $\rightarrow$  data bus  $\rightarrow$  PCL

PCLATH → PCH

e) Read-Modify-Write instructions on PCL:

Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL.

Read:  $PCL \rightarrow data bus \rightarrow ALU$ 

Write: 8-bit result  $\rightarrow$  data bus  $\rightarrow$  PCL

 $\mathsf{PCLATH} \to \mathsf{PCH}$ 

f) RETURN instruction:

 $\mathsf{PCH} \to \mathsf{PCLATH}$ 

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- Read-modify-write instructions on PCL (e.g. BSF PCL).

#### **Bank Select Register (BSR)** 6.8

The BSR is used to switch between banks in the data memory area (see Figure 6-11). In the PIC17C42, only the lower nibble is implemented. While in the PIC17C43 and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank". Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set.


For the PIC17C43 and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note:

Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.

FIGURE 6-11: BSR OPERATION (PIC17C43/44)



## 7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.

FIGURE 7-1: TLWT INSTRUCTION OPERATION





FIGURE 7-2: TABLWT INSTRUCTION OPERATION



- 1. 8-bit value, from register 'f', loaded into the high or low byte in TABLAT (16-bit).
- 2. 16-bit TABLAT value written to address Program Memory (TBLPTR).
- 3. If "i" = 1, then TBLPTR = TBLPTR + 1. If "i" = 0, then TBLPTR is unchanged.

## FIGURE 7-3: TLRD INSTRUCTION OPERATION





FIGURE 7-4: TABLRD INSTRUCTION OPERATION



- 1. 8-bit value, from TABLAT (16-bit) high or low byte, loaded into register 'f'.
- 2. 16-bit value at Program Memory (TBLPTR) loaded into TABLAT register.
- 3. If "i" = 1, then TBLPTR = TBLPTR + 1. If "i" = 0, then TBLPTR is unchanged.

### 7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).

**Note:** Programming timing requirements must be met. See timing specification in electrical specifications for the desired device.

#### 7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- Note 1: If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the T0CKI, INT, or TMR0 sources that is enabled, has its flag cleared.
- Note 2: If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
INT, TMR0,	0	1	1	Terminate table write, branch to interrupt vector
T0CKI				(branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
•	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is set).

### 7.2 <u>Table Writes to External Memory</u>

Table writes to external memory are always two cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same as an internal write.

Note: If an interrupt is pending or occurs during the TABLWT, the two cycle table write completes. The INT, TMR0, or TOCKI interrupt flag is automatically cleared or the pending peripheral interrupt is acknowledged.


#### 7.2.2 TABLE WRITE CODE

The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.


#### **EXAMPLE 7-1: TABLE WRITE**

```
; Clear WDT
CLRWDT
      HIGH (TBL_ADDR) ; Load the Table
MOVLW
MOVWF
      TBLPTRH ;
                       address
      LOW (TBL_ADDR) ;
MOVLW
MOVWF
      TBLPTRL
MOVLW HIGH (DATA) ; Load HI byte
TLWT
      1, WREG
                   ; in TABLATCH
MOVLW LOW (DATA)
                   ; Load LO byte
TABLWT 0,0,WREG
                    ; in TABLATCH
                       and write to
                        program memory
                        (Ext. SRAM)
```

FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)







### 7.3 Table Reads

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

#### **EXAMPLE 7-2: TABLE READ**

M.TVOM HIGH (TBL\_ADDR) ; Load the Table MOVWF TBLPTRH address MOVLW LOW (TBL\_ADDR) ; MOVWF TBLPTRL TABLRD 0,0,DUMMY ; Dummy read, ; Updates TABLATCH TLRD 1, INDF0 ; Read HI byte of TABLATCH TABLRD 0,1,INDF0 ; Read LO byte of TABLATCH and Update TABLATCH

FIGURE 7-7: TABLRD TIMING





FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



### 8.0 HARDWARE MULTIPLIER

The PIC17C43 and PIC17C44 devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- · Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the PIC17C43 and PIC17C44 devices to be used in applications previously reserved for Digital Signal Processors.

Example 8-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

#### **EXAMPLE 8-1: 8 X 8 MULTIPLY ROUTINE**

MOVFP ARG1, WREG
MULWF ARG2 ; ARG1 \* ARG2 ->
; PRODH:PRODL

## EXAMPLE 8-2: 8 X 8 SIGNED MULTIPLY ROUTINE

```
ARG1, WREG
MOVFP
MULWF
        ARG2
                   ; ARG1 * ARG2 ->
                  ; PRODH:PRODL
        ARG2, SB ; Test Sign Bit
BTFSC
SUBWF
        PRODH, F ; PRODH = PRODH
                            - ARG1
MOVFP
        ARG2, WREG
BTFSC
        ARG1, SB
                   ; Test Sign Bit
SUBWF
                   ; PRODH = PRODH
        PRODH, F
                            - ARG2
```

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

# EQUATION 8-1: 16 X 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L \* ARG2H:ARG2L = (ARG1H \* ARG2H \* 2<sup>16</sup>) + (ARG1H \* ARG2L \* 2<sup>8</sup>) + (ARG1L \* ARG2H \* 2<sup>8</sup>) + (ARG1L \* ARG2L)

#### **EXAMPLE 8-3: 16 X 16 MULTIPLY ROUTINE**

```
MOVED
       ARG1L, WREG
                 ; ARG1L * ARG2L ->
MULWF
        ARG2L
                  ; PRODH:PRODL
MOVPF
        PRODH, RES1 ;
        PRODL, RESO ;
MOVPF
MOVED
        ARG1H, WREG
        ARG2H ; ARG1H * ARG2H ->
MULWF
                  ; PRODH:PRODL
        PRODH, RES3 ;
MOVPF
MOVPF
        PRODL, RES2 ;
MOVED
        ARG1L, WREG
        ARG2H ; ARG1L * ARG2H ->
MULWF
                  ; PRODH:PRODL
MOVFP
        PRODL, WREG ;
        RES1, F ; Add cross
ADDWF
MOVFP
        PRODH, WREG; products
ADDWFC
        RES2, F ;
        WREG, F
CLRF
ADDWFC
        RES3, F
MOVED
        ARG1H, WREG;
MULWF
        ARG2L ; ARG1H * ARG2L ->
                  ; PRODH:PRODL
MOVFP
        PRODL, WREG;
        RES1, F ; Add cross
ADDWF
        PRODH, WREG; products
MOVED
ADDWFC RES2, F
                ;
CLRF
        WREG, F
ADDWFC
        RES3, F
```

Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in 4 registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

# EQUATION 8-2: 16 X 16 SIGNED MULTIPLICATION ALGORITHM

#### RES3:RES0

```
= ARG1H:ARG1L * ARG2H:ARG2L

= (ARG1H * ARG2H * 2<sup>16</sup>) + (ARG1H * ARG2L * 2<sup>8</sup>) + (ARG1L * ARG2H * 2<sup>8</sup>) + (ARG1L * ARG2L) + (-1 * ARG2H<7> * ARG1H:ARG1L * 2<sup>16</sup>) + (-1 * ARG1H<7> * ARG2H:ARG2L * 2<sup>16</sup>)
```

## EXAMPLE 8-4: 16 X 16 SIGNED MULTIPLY ROUTINE

```
MOVFP
             ARG1L, WREG
    MULWF
             ARG2L
                        ; ARG1L * ARG2L ->
                           PRODH: PRODL
    MOVPF
             PRODH, RES1 ;
    MOVPF
             PRODL, RESO ;
    MOVFP
             ARG1H, WREG
    MULWF
             ARG2H ; ARG1H * ARG2H ->
                       ; PRODH:PRODL
    MOVPF
             PRODH, RES3 ;
    MOVPF
             PRODL, RES2 ;
    MOVED
            ARG1L, WREG
             ARG2H ; ARG1L * ARG2H ->
    MULWF
                       ; PRODH:PRODL
    MOVFP
             PRODL, WREG;
    ADDWF
             RES1, F ; Add cross
             PRODH, WREG;
    MOVFP
                          products
    ADDWFC
             RES2, F
             WREG, F
    CLRF
    ADDWFC
             RES3, F
    MOVFP
             ARG1H, WREG;
    MULWF
             ARG2L ; ARG1H * ARG2L ->
                       ; PRODH:PRODL
    MOVED
            PRODL, WREG;
            RES1, F ; Add cross
    ADDWF
            PRODH, WREG;
                            products
    MOVFP
    ADDWFC
             RES2, F
                       ;
    CLRF
             WREG, F
                        ;
    ADDWFC
             RES3, F
                        ;
             ARG2H, 7
                      ; ARG2H:ARG2L neg?
    BTFSS
    GOTO
             SIGN_ARG1 ; no, check ARG1
             ARG1L, WREG ;
    MOVFP
             RES2
    SUBWE
             ARG1H, WREG;
    MOVFP
    SUBWFB
             RES3
SIGN_ARG1
            ARG1H. 7
                      ; ARG1H:ARG1L neg?
    BTFSS
    GOTO
            CONT_CODE ; no, done
    MOVFP
            ARG2L, WREG;
    SUBWF
            RES2
            ARG2H, WREG;
    MOVFP
    SUBWFB
            RES3
CONT_CODE
```

TABLE 8-1: PERFORMANCE COMPARISON

Routine	Device	Program Memory (Words)	Cycles (Max)	Time (@ 25 MHz)
8 x 8 unsigned	17C42	13	69	11.04 μs
	17C43 & 17C44	1	1	160 ns
8 x 8 signed	17C42	_	_	_
	17C43 & 17C44	6	6	960 ns
16 x 16 unsigned	17C42	21	242	38.72 μs
	17C43 & 17C44	24	24	3.84 μs
16 x 16 signed	17C42	52	254	40.64 μs
	17C43 & 17C44	36	36	5.76 μs

## PIC17C4X

NOTES:

#### 9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's fuses are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- · Timer modules
- · Capture module
- PWM module
- SCI module (USART)
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- SCI module

When a pin is automatically configured as an output by a peripheral module, its data direction bit may be left in an unknown state. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note:

A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

### 9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.

The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the SCI functions. The control of RA4 and RA5 as outputs is automatically configured by the SCI module.

#### 9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open collector outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:

When using the RA2 or RA3 pin(s) as output(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not recommended.

Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa).

## FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM




FIGURE 9-2: RA2 AND RA3 BLOCK DIAGRAM




FIGURE 9-3: RA4 AND RA5 BLOCK DIAGRAM




TABLE 9-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter, and/or an external interrupt input
RA2	bit2	ST	Input/Output. Output is open collector type.
RA3	bit3	ST	Input/Output. Output is open collector type.
RA4/RX/DT	bit4	ST	Input or SCI Asynchronous Receive or SCI Synchronous Data.
RA5/TX/CK	bit5	ST	Input or SCI Asynchronous Transmit or SCI Synchronous Clock.
RBPU	bit7	_	Control bit for PORTB weak pull-ups.

Legend: TTL = TTL input, ST = Schmitt Trigger input.

TABLE 9-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
05h, Unbanked	TOSTA	INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	_	0000 000-	0000 000-
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset.

2: Shaded cells are not used by PORTA.

### 9.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to it will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.

PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB<7:0> pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB<7:0>) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB<7:0> are OR'ed together to generate the RBIF interrupt (flag latched in PIR<7>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in one of two ways:

- a) Disable the interrupt by clearing the RBIE (PIE<7>) bit.
- b) Read-Write PORTB (MOVPF PORTB, PORTB).
  This will end mismatch condition. Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552 in the *Embedded Control Handbook*).

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operation.





FIGURE 9-4: BLOCK DIAGRAM OF RB<7:4> AND RB<1:0> PORT PINS

FIGURE 9-5: BLOCK DIAGRAM OF RB<3:2> PORT PINS



Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

### **EXAMPLE 9-1: INITIALIZING PORTB**

MOVLB 0 ; Select Bank 0

CLRF PORTB ; Initialize PORTB by clearing

; output data latches

MOVLW 0xCF ; Value used to initialize

;data direction

MOVWF DDRB ;Set RB<3:0> as inputs

RB<5:4> as outputsRB<7:6> as inputs

### **TABLE 9-3: PORTB FUNCTIONS**

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pullup and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pullup and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software programmable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

Legend: TTL = TTL input, ST = Schmitt Trigger input.

#### TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
12h, Bank 0	2h, Bank 0 PORTB PORTB data latch										
11h, Bank 0	DDRB	Data dired	ction registe	er for PORTE	3					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	1	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	_		STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset.

2: Shaded cells are not used by PORTB.

### 9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD<7:0>). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O.


Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

### **EXAMPLE 9-2: INITIALIZING PORTC**

	II LL J Z.		IALIZINO I OILIO
MOVLB	1	;	Select Bank 1
CLRF	PORTC	;	Initialize PORTC data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs

RC<7:6> as inputs

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS



**TABLE 9-5: PORTC FUNCTIONS** 

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

## TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	C Data direction register for PORTC								1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset.

### 9.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD<15:8>). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O.

Example 9-3 shows the instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

### **EXAMPLE 9-3: INITIALIZING PORTD**

	5 0.		ALIZINO I OINID
MOVLB	1	;	Select Bank 1
CLRF	PORTD	;	Initialize PORTD data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs

FIGURE 9-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

## TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
12h, Bank 1 DDRD Data direction register for PORTD									1111 1111	1111 1111	

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset.

#### 9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD<15:0>). These control signals are Address Latch Enable (ALE), Output Enable ( $\overline{OE}$ ), and Write ( $\overline{WR}$ ). The control signals  $\overline{OE}$  and  $\overline{WR}$  are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O.

Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

#### **EXAMPLE 9-4: INITIALIZING PORTE**

MOVLB 1 ; Select Bank 1
CLRF PORTE ; Initialize PORTE data
; latches before setting
; the data direction
; register

MOVLW 0x03 ; Value used to initialize
; data direction

MOVWF DDRE ; Set RE<1:0> as inputs
; RE<2> as outputs
; RE<7:3> are always

read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 9-9: PORTE FUNCTIONS

Name	Bit	it Buffer Type Function							
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.						
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.						
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.						

Legend: TTL = TTL input.

## TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
Ī	15h, Bank 1	PORTE	_	_	_	_	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
Γ	14h, Bank 1	DDRE	Data dired	Pata direction register for PORTE								111

Legend: x = unknown, u = unchanged, -= unimplemented, reads as '0'.

Note 1: Other (non power-up) resets include: external reset through  $\overline{\text{MCLR}}$  and the Watchdog Timer time-out reset.

2: Shaded cells are not used by PORTE.

### 9.5 <u>I/O Programming Considerations</u>

#### 9.5.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF , BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 9-5 shows the effect of two sequential read-modify-write instructions on an I/O port

# EXAMPLE 9-5: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT


```
; Initial PORT settings: PORTB<7:4> Inputs
                         PORTB<3:0> Outputs
; PORTB<7:6> have pull-ups and are
 not connected to other circuitry
                        PORT latch PORT pins
;
         PORTB, 7
   BCF
                        01pp pppp
                                     11pp pppp
   BCF
         PORTB, 6
                        10pp pppp
                                     11pp pppp
   BCF
         DDRB. 7
                        10pp pppp
                                     ממממ ממ11
   BCF
         DDRB, 6
                        10pp pppp
                                     10pp pppp
; Note that the user may have expected the
; pin values to be 00pp pppp. The 2nd BCF
; caused RB7 to be latched as the pin value
; (High).
```

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

#### 9.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see Figure 9-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.





## 10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- TMR0 Timer0 (16-bit timer with programmable 8-bit prescaler)
- TMR1 Timer1 (8-bit timer)
- TMR2 Timer2 (8-bit timer)
- TMR3 Timer3 (16-bit timer)

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

#### 10.1 TMR0 Overview

The TMR0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The TMR0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TMR0's clock source is an external clock, the TMR0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

### 10.2 TMR1 Overview

The TMR1 module is an 8-bit timer/counter with an 8-bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

### 10.3 TMR2 Overview

The TMR2 module is an 8-bit timer/counter with an 8-bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

### 10.4 TMR3 Overview

The TMR3 module is a 16-bit timer/counter with a 16-bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

#### 10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. TMR1 and TMR2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while TMR3 is the time-base for the two input captures.

## PIC17C4X

NOTES:

## 11.0 TIMER0

The Timer0 (TMR0) module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

## FIGURE 11-1: TOSTA REGISTER (ADDRESS: 05H, UNBANKED)

bit7		R/W - 0 R/W - 0 TOCS PS3	R/W - 0 PS2	R/W - 0 PS1	R/W - 0 PS0	U - 0 — bit0	R = Readable bit W = Writable bit			
							U = Unimplemented, Read as '0' -n = Value at POR reset			
bit 7:	This bit select 1 = Rising edg	Pin Interrupt Edgs the edge upon voge of RA0/INT pinge of RA0/INT pinge of RA0/INT pinge	vhich the in generates i	terrupt is d interrupt	etected					
bit 6:	T0SE: Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment  When T0CS = 0  1 = Rising edge of RA1/T0CKI pin increments Timer0 and/or generates a T0CKIF interrupt 0 = Falling edge of RA1/T0CKI pin increments Timer0 and/or generates a T0CKIF interrupt  When T0CS = 1  Don't care									
bit 5:	This bit select	Clock Source Se s the clock source struction clock cyc	for TMR0.							
bit 4-1:		ner0 Prescale Sele lect the prescale v		1R0.						
	PS3:PS0	Prescale Valu	ıe							
	0000	1:1 1:2								

#### 11.1 TMR0 Operation

When ToCS is set, TMR0 increments on the internal clock. When ToCS is clear, TMR0 increments on the external clock (RA1/ToCKI pin). The external clock edge can be configured in software. When ToSE is set, the timer will increment on the rising edge of the RA1/ToCKI pin. When ToSE is clear, the timer will increment on the falling edge of the RA1/ToCKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (ToIF) is set. The TMR0 interrupt can be masked off by clearing the corresponding TMR0 Interrupt Enable bit (ToIE). The TMR0 Interrupt Flag bit (ToIF) is automatically cleared when vectoring to the TMR0 interrupt vector.

### 11.2 <u>Using TMR0 with External Clock</u>

When the external clock input is used for TMR0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

#### 11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3 Tosc and 7 Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within  $\pm 4$  Tosc ( $\pm 160$  ns @ 25 MHz).

FIGURE 11-2: TMR0 MODULE BLOCK DIAGRAM





FIGURE 11-3: TMR0 TIMING WITH EXTERNAL CLOCK (INCREMENT ON FALLING EDGE)



#### 11.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

#### 11.3.1 **READING 16-BIT VALUE**

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

#### **EXAMPLE 11-1: 16-BIT READ**

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMROL,	WREG	<pre>;tmr01 &lt; wreg?</pre>
RETFIE			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETFIE			;return

Interrupts must be disabled during this subroutine.

#### 11.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H next in two consecutive instructions, as shown in Example 11-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

#### **EXAMPLE 11-2: 16-BIT WRITE**

```
CPUSTA, GLINTD ; Disable interrupt
BSF
MOVFP RAM_L, TMR0L
                    ;
MOVFP RAM_H, TMR0H
BCF
     CPUSTA, GLINTD; Done, enable interrupt
```

#### 11.4 **Prescaler Assignments**

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown", and assigning a value that is less then the present value makes it difficult to take this unknown time into account.






FIGURE 11-5: TMR0 READ/WRITE IN TIMER MODE




TABLE 11-1: REGISTERS/BITS ASSOCIATED WITH TMR0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
05h, Unbanked	T0STA	INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	_	0000 000-	0000 000-
06h, Unbanked	CPUSTA	_	1	STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked	TMR0L	Timer0 lov	Timer0 low byte								uuuu uuuu
0Ch, Unbanked	TMR0H	Timer0 hig	imer0 high byte								uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0', ? - Value depends on condition.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer time-out reset.

<sup>2:</sup> Shaded cells are not used by TMR0.

## 12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 (TMR1) and Timer2 (TMR2) are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. TMR1 and TMR2 can operate either as timers (increment on internal OSC/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module.

TMR3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

Timer3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

#### FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16H, BANK 3)

R/W - 0 CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS R = Readable bit W = Writable bit bit7 bit0 -n = Value at POR reset bit 7-6: CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge bit 5-4: CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge T16: Timer1:Timer2 Mode Select bit bit 3: 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers TMR3CS: Timer3 Clock Source Select bit bit 2: 1 = Timer3 increments off the falling edge of the RB5/TCLK3 pin 0 = Timer3 increments off the internal clock TMR2CS: Timer2 Clock Source Select bit bit 1: 1 = Timer2 increments off the falling edge of the RB4/TCLK12 pin 0 = Timer2 increments off the internal clock TMR1CS: Timer1 Clock Source Select bit bit 0: 1 = Timer1 increments off the falling edge of the RB4/TCLK12 pin 0 = Timer1 increments off the internal clock

### FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17H, BANK 3)

R/W - 0 R/W -

bit7 bit0

R = Readable bit W = Writable bit

-n = Value at POR reset

bit 7: CA2OVF: Capture2 Overflow Status bit

This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occured. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes) and this bit is cleared in software.

- 1 = Overflow occurred on Capture2 register
- 0 = No overflow occurred on Capture2 register
- bit 6: CA10VF: Capture1 Overflow Status bit

This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occured. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes) and this bit is cleared in software.

- 1 = Overflow occurred on Capture1 register
- 0 = No overflow occurred on Capture1 register
- bit 5: PWM2ON: PWM2 On bit
  - 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit)
  - 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
- bit 4: PWM1ON: PWM1 On bit
  - 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit)
  - 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
- bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit
  - 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)
  - 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
- bit 2: TMR3ON: Timer3 On bit
  - 1 = Starts Timer3
  - 0 = Stops Timer3
- bit 1: TMR2ON: Timer2 On bit

This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.

- 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set)
- 0 = Stops Timer2
- bit 0: TMR10N: Timer1 On bit

When T16 is set (in 16-bit Timer Mode)

- 1 = Starts 16-bit Timer2:Timer1
- 0 = Stops 16-bit Timer2:Timer1

#### When T16 is clear (in 8-bit Timer Mode)

- 1 = Starts 8-bit Timer1
- 0 = Stops 8-bit Timer1

### 12.1 <u>Timer1 and Timer2</u>

#### 12.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (OSC/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. Timer1 and Timer2 have individual interrupt flag bits. The Timer1 interrupt flag bit is latched into TMR1IF, and the Timer2 interrupt flag bit is latched into TMR2IF.


Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled by setting this bit and disabled by clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be enabled (PEIE is set) and global interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software control. When the Timerx on control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

## 12.1.1.1 EXTERNAL CLOCK INPUT FOR TMR1 OR TMR2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

FIGURE 12-3: TMR1 AND TMR2 IN TWO 8-BIT TIMER/COUNTER MODE



#### 12.1.2 TIMER1 & TIMER2 IN 16-BIT MODE

To select 16-bit mode, the T16 bit must be set. In this mode TMR1 and TMR2 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care". When TMR1CS is clear, the timer increments once every instruction cycle (OSC/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (see Table 12-1).

## 12.1.2.1 EXTERNAL CLOCK INPUT FOR TMR1:TMR2

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

TABLE 12-1: TURNING ON 16-BIT TIMER

TMR2ON	TMR10N	Result
1	1	16-bit timer (TMR2:TMR1) ON
0	1	Only TMR1 increments
х	0	16-bit timer OFF

FIGURE 12-4: TMR1 AND TMR2 IN 16-BIT TIMER/COUNTER MODE




TABLE 12-2: SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1	Timer1								uuuu uuuu
11h, Bank 2	TMR2	Timer2	Timer2								uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA2IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	_	_	_	_	_	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	_	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0', ? - Value depends on condition.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer time-out reset.

<sup>2:</sup> Shaded cells are not used by TMR1 and TMR2.

### 12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2

Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer 2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

# FIGURE 12-5: SIMPLIFIED PWM BLOCK **DIAGRAM**





FIGURE 12-6: PWM OUTPUT



#### 12.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 (TMR1) and its period register (PR1). The period of the PWM2 output can be software configured to use either Timer1 or Timer2 as the time-base. When TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1. When TM2PW2 is set, the time-base is determined by TMR2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running both PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 can not be used as a 16-bit timer if either PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =[(PR1) + 1] x 4 Tosc  
period of PWM2 =[(PR1) + 1] x 4 Tosc or  
$$[(PR2) + 1] x 4 Tosc$$

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 12-3 shows the maximum PWM frequency given the value in the period register. The PWMx duty cycle is as follows:

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note: For PW1DCH, PW1DCL, PW2DCH and PW2DCL registers, a write operation writes to the "master latches" while a read operation reads the "slave latches". As a result, the user may not read back what was just written to the duty cycle registers.

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as:  $\mathtt{ADDWF}$   $\mathtt{PW1DCH}$ . This may cause duty cycle outputs that are unpredictable.

TABLE 12-3: PWM FREQUENCY vs. RESOLUTION AT 25 MHz

PWM	Frequency (kHz)								
Frequency	24.4	48.8	65.104	97.66	390.6				
PRx Value	0xFF	0x7F	0x5F	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

#### 12.1.3.2 PWM INTERRUPTS

The PWM module makes use of Timer1 or Timer2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The Timer1 interrupt is latched into the TMR1IF bit and the Timer2 interrupt is latched into the TMR2IF bit . These flags must be cleared in software.

#### 12.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as TCY (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be ±TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLKx input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

# 12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

# 12.2 <u>Timer3</u>

TMR3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (OSC/4). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

TMR3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- · One capture and one period register mode
- · Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- · a rising edge
- · a falling edge
- · 4 rising edges
- 16 rising edges

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1								xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2								xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	-	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
10h, Bank 3	PW1DCL	DC1	DC0		_	-	-	_	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	_	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0', ? = value depends on conditions.

Note 1: Shaded cells are not used by PWM.

# 12.2.1 ONE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 12-7. The timer increments until it equals the period register and then resets to 0000h. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

This mode is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. Timer3 increments until it equals the value in the period register and then resets to 0000h.

Capture2 is active in this mode. The CA2ED1 and CA2ED0 bits determine the event on which capture will occur. The possible events are:

- · Capture on every falling edge
- · Capture on every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CA2IF bit. This interrupt can be enabled by setting the corresponding mask bit CA2IE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CA2IF interrupt flag bit must be cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset.

Capture pin RB1/CAP2 is a multiplexed pin. When used as a port pin, Capture2 is not disabled. However, the user can simply disable the Capture2 interrupt by clearing CA2IE. If RB1/CAP2 is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt.

The input on capture pin RB1/CAP2 is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the Timer3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 12-1.

# EXAMPLE 12-1: SEQUENCE TO READ CAPTURE REGISTERS


```
MOVLB 3 ; Select Bank 3

MOVPF CA2L, LO_BYTE ; Read Capture2 low ; byte, store in LO_BYTE

MOVPF CA2H, HI_BYTE ; Read Capture2 high ; byte, store in HI_BYTE

MOVPF TCON2, STAT_VAL ; Read TCON2 into file ; STAT_VAL
```

FIGURE 12-7: TIMER3 WITH ONE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



#### 12.2.2 DUAL CAPTURE1 REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The Timer3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 overflow status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the Timer3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).




FIGURE 12-8: TIMER3 WITH TWO CAPTURE REGISTERS BLOCK DIAGRAM

TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	Timer3 lov	v byte							xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	Timer3 hig	gh byte							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	е			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	imer3 period register, high byte/capture1 register, high byte							xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	apture2 low byte								uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'. ? - Value depends on condition.

Note 1: Shaded cells are not used by Capture.

#### 12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

#### 12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit Timer3, Example 12-2 may be used. For reading the 16-bit Timer3, Example 12-3 may be used.


#### **EXAMPLE 12-2: WRITING TO TMR3**

```
BSF CPUSTA, GLINTD; Disable interrupt
MOVFP RAM_L, TMR3L;
MOVFP RAM_H, TMR3H;
BCF CPUSTA, GLINTD; Done, enable interrupt
```

#### **EXAMPLE 12-3: READING FROM TMR3**

MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	<pre>;read high tmr0</pre>
MOVFP	TMPLO,	WREG	<pre>;tmplo -&gt; wreg</pre>
CPFSLT	TMR3L,	WREG	<pre>;tmr01 &lt; wreg?</pre>
RETFIE			;no then return
MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	<pre>;read high tmr0</pre>
RETFIE			;return

Interrupts must be disabled during this subroutine.



3: The latency from TCLK12 ↓ to timer increment is between 2 Tosc and 6 Tosc.

FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE






TABLE 12-6: SUMMARY OF TMR1, TMR2, AND TMR3 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1								xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2								xxxx xxxx	uuuu uuuu
12h, Bank 2	TMR3L	Timer3 lov	v byte							xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	Timer3 hig	gh byte								
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 ??
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/c	apture1 reg	ister, low by	yte			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod registe	r, high byte/	capture1 re	gister, high	byte			xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	_	_	_	_	_	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	_		_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC9         DC8         DC7         DC6         DC5         DC4         DC3         DC2							xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	Capture2 low byte								uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'. ? - Value depends on condition.

Note 1: Shaded cells are not used by TMR1, TMR2 or TMR3.

# PIC17C4X

NOTES:

# 13.0 SERIAL COMMUNICATION INTERFACE (SCI) MODULE

The Serial Communication Interface (SCI) module is a serial I/O module. The SCI (USART) can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The SCI can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RC6 and RC7 as the Serial Communication Interface.

The SCI module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the SCI configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

# FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15H, BANK 0)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	U - 0	R - 1	R/W - x	
CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	R = Readable bit
bit7							bit0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	CSRC: C Synchron 1 = Maste	ous mode	<u>:</u>		rnally from I	BRG)		

0 = Slave mode (Clock from external source) Asynchronous mode:

Don't care

bit 6: **TX8/9**: Transmit Data Length bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission

bit 5: **TXEN**: Transmit Enable bit

1 = Transmit enabled0 = Transmit disabled

SREN/CREN overrides TXEN in SYNC mode

bit 4: **SYNC**: SCI mode Select bit (Synchronous/Asynchronous)

1 = Synchronous mode 0 = Asynchronous mode

bit 3-2: Unimplemented, reads as '0'

bit 1: TRMT: Transmit Shift Register (TSR) Empty bit

1 = TSR empty0 = TSR full

bit 0: **TXD8**: 9th bit of transmit data (can be used to calculated the parity in software)

# FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13H, BANK 0)

D/M	
R/W - SPEN	
bit7	bit 0  W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	SPEN: Serial Port Enable bit  1 = Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins  0 = Serial port disabled
bit 6:	RC8/9: Receive Data Length bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5:	SREN: Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared.  Synchronous mode:  1 = Enable reception 0 = Disable reception Note: This bit is ignored in synchronous slave reception.  Asynchronous mode: Don't care
bit 4:	CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data.  Asynchronous mode:  1 = Enable reception 0 = Disables reception  Synchronous mode: 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception
bit 3:	Unimplemented, reads as '0'
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error
bit 1:	OERR: Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error
bit 0:	RCD8: 9th bit of receive data (can be the software calculated parity bit)

FIGURE 13-3: SCI TRANSMIT





FIGURE 13-4: SCI RECEIVE



# 13.1 SCI Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the SCI. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 13-1 shows the formula for computation of the baud rate for different SCI modes. These only apply when the SCI is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 13-1: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 13-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

# EXAMPLE 13-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

9600 = 16000000 / (64 (X + 1))

X = 25.042 = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

**Desired Baud Rate** 

= (9615 - 9600) / 9600

= 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this guarantees that the BRG does not wait for a timer overflow before outputting the new baud rate.

# TABLE 13-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

2: Shaded cells are not used by the Baud Rate Generator.

TABLE 13-3: BAUD RATES FOR SYNCHRONOUS MODE

RATE	FOSC = 25 MI		SPBRG value	FOSC = 20 M		SPBRG value	FOSC = 16 MI		SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	NA	_	_	NA	_	_	NA	_	_
19.2	NA	_	_	19.53	+1.73	255	19.23	+0.16	207
76.8	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	480.77	-3.85	12	500	0	9	500	0	7
HIGH	6250	_	0	5000	_	0	4000	_	0
LOW	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	FOSC = 10 MI	Hz	SPBRG	FOSC = 7.159	) MHz	SPBRG	FOSC = 5.068	3 MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	_	255	6.991	_	255	4.950	_	255

BAUD RATE	Fosc = 3.579	MHz	SPBRG value	FOSC = 1 MH:	Z	SPBRG value	FOSC = 32.76	8 kHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.303	+1.14	26
1.2	NA	_	_	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	_	_	2.404	+0.16	103	NA	_	_
9.6	9.622	+0.23	92	9.615	+0.16	25	NA	_	_
19.2	19.04	-0.83	46	19.24	+0.16	12	NA	_	_
76.8	74.57	-2.90	11	83.34	+8.51	2	NA	_	_
96	99.43	_3.57	8	NA	_	_	NA	_	_
300	298.3	-0.57	2	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	894.9	_	0	250	_	0	8.192	_	0
LOW	3.496	_	255	0.976	_	255	0.032	_	255

TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE (K)	FOSC = 25 Mi	Hz %ERROR	SPBRG value (decimal)	FOSC = 20 MI	Hz %ERROR	SPBRG value (decimal)	FOSC = 16 MI	Hz %ERROR	SPBRG value (decimal)
(11)	NDAUD	76LKKOK	(decimal)	NDAOD	76LKKOK	(decimal)	NDAOD	76LKKOK	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	97.65	+1.73	3	104.2	+8.51	2	NA	_	_
300	390.63	+30.21	0	312.5	+4.17	0	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	390.6	_	0	312.5	_	0	250	_	0
LOW	1.53	_	255	1.221	_	255	0.977	_	255

BAUD RATE	Fosc = 10 MF	lz	SPBRG value	FOSC = 7.159	) MHz	SPBRG value	FOSC = 5.068	3 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	_	255	0.437	_	255	0.309	_	2 <b>55</b>

BAUD RATE	Fosc = 3.579		SPBRG value	FOSC = 1 MHz		SPBRG value	FOSC = 32.76		SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.190	-0.83	46	1.202	+0.16	12	NA	_	_
2.4	2.432	+1.32	22	2.232	-6.99	6	NA	_	_
9.6	9.322	-2.90	5	NA	_	_	NA	_	_
19.2	18.64	-2.90	2	NA	_	_	NA	_	_
76.8	NA	_	_	NA	_	_	NA	_	_
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
LOW	0.218	_	255	0.061	_	255	0.002	_	255

# 13.2 SCI Asynchronous Mode

In this mode, the SCI uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The SCI's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock 64x of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The SCI Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

#### 13.2.1 SCI ASYNCHRONOUS TRANSMITTER

The SCI transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one Tcy at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit ( PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

**Note:** The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN

during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX8/9 (TXSTA<6>) bit should be set and the ninth bit should be written to TXD8 (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).


Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate.
- Enable the asynchronous serial port by configuring the bits SYNC = 0 and SPEN = 1.
- If interrupts are desired, then the TXIE bit should be set.
- If 9-bit transmission is desired, then the TX8/9 bit should be set.
- Load data to the TXREG register.
- If 9-bit transmission is selected, the ninth bit should be loaded in TXD8.
- Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

# FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION



# FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
16h, Bank 0	TXREG	Serial port	Serial port transmit register								uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	Baud rate generator register						xxxx xxxx	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

2: Shaded cells are not used for asynchronous transmission.

#### 13.2.2 SCI ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 13-4. The data comes in the RA4/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once the asynchronous mode is selected, reception is enabled by setting CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled or disabled by the RCIE (PIE<0>) bit. RCIF is a read only bit which is reset by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.


Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will load RCD8 and FERR with new values; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RCD8 information.

#### 13.2.3 SAMPLING

The data on the RA4/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RA4/RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (see Figure 11-3). These sample points have no relationship to the first falling edge of the start bit.

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.

# FIGURE 13-7: RX PIN SAMPLING SCHEME




Steps to follow when setting up an Asynchronous Reception:

- Initialize the SPBRG register for the appropriate baud rate.
- Enable the asynchronous serial port by configuring SYNC = 0 and SPEN = 1.
- If interrupts are desired, then the RCIE bit should be set.
- If 9-bit reception is desired, then the RX8/9 bit should be set.
- 5. Enable the reception by setting CREN.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit is set.
- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

#### FIGURE 13-8: ASYNCHRONOUS RECEPTION



# TABLE 13-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	Baud rate generator register							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.

- Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.
  - 2: Shaded cells are not used for asynchronous reception.

# 13.3 SCI Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the addition. SYNC (TXSTA<4>) In bit. the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

# 13.3.1 SCI SYNCHRONOUS MASTER TRANSMISSION

The SCI transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled setting the by TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, **BRG** is kept in RESET since when TXEN=CREN=SREN=clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if CSRC = 1 (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear TXEN. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX8/9 (TXSTA<6>) bit should be set and the ninth bit should be written to TXD8 (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TXD8, the "present" value of TXD8 is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- Enable the synchronous master serial port by configuring the bits SYNC = 1, SPEN = 1 and CSRC = 1.
- Make sure CREN = SREN = 0 (these bits override transmission when set).
- If interrupts are desired, then the TXIE bit should be set.
- 5. If 9-bit transmission is desired, then the TX8/9 bit should be set.
- Start transmission by loading data to the TXREG register.
- If 9-bit transmission is selected, the ninth bit should be loaded in TXD8.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

TABLE 13-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	Baud rate generator register							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.


Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

2: Shaded cells are not used for synchronous master transmission.

# FIGURE 13-9: SYNCHRONOUS TRANSMISSION



# FIGURE 13-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



# 13.3.2 SCI SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled or disabled by the RCIE (PIE<0>) bit. RCIF is a read only bit which is reset by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading RCREG will load RCD8 with a new value; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RCD8 information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- Enable the synchronous master serial port by configuring the bits SYNC = 1, SPEN = 1 and CSRC = 1.
- If interrupts are desired, then the RCIE bit should be set.
- If 9-bit reception is desired, then the RX8/9 bit should be set.
- If a single reception is required, set SREN. For continuous reception set CREN.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit were set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

TABLE 13-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	Baud rate generator register								uuuu uuuu


Legend: x = unknown, u = unchanged, - = unimplemented, reads as  $\underline{a}$  '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

2: Shaded cells are not used for synchronous master reception.

# PIC17C4X

# FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



# 13.4 SCI Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

#### 13.4.1 SCI SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and transmit. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by configuring the bits SYNC = 1, SPEN = 1 and CSRC = 0.
- 2. Make CREN = 0.
- If interrupts are desired, then the TXIE bit should be set.
- If 9-bit transmission is desired, then the TX8/9 bit should be set.
- 5. Start transmission by loading data to TXREG.
- If 9-bit transmission is selected, the ninth bit should be loaded in TXD8.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

#### 13.4.2 SCI SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by configuring the bits SYNC = 1, SPEN = 1 and CSRC = 0.
- If interrupts are desired, then the RCIE bit should be set.
- If 9-bit reception is desired, then the RX8/9 bit should be set.
- 4. To enable reception, set CREN = 1.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading RCREG.
- If any error occurred, clear the error by clearing CREN.

To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

# TABLE 13-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC	_	_	TRMT	TXD8	00001x	00001u
17h, Bank 0	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.

#### TABLE 13-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
16h, Bank1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank0	RCSTA	SPEN	RC8/9	SREN	CREN	_	FERR	OERR	RCD8	0000 -00x	0000 -00u
14h, Bank0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX8/9	TXEN	SYNC		_	TRMT	TXD8	00001x	00001u
17h, Bank0	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, reads as a '0'.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

<sup>2:</sup> Shaded cells are not used for synchronous slave transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

<sup>2:</sup> Shaded cells are not used for synchronous slave reception.

# 14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · OSC selection
- Reset
  - Power-On Reset (POR)
  - Power-Up Timer (PWRT)
  - Oscillator Start-Up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-Up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-Up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, watchdog timer time-out or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

#### FIGURE 14-1: CONFIGURATION WORD

U - x U - x U - x R/P - 1 U - x U-x PM2 † bit15-7 bit0 <u>R</u>/P - 1 <u>R</u>/P - 1 R/P - 1 R/P - 1 R/P - 1 WDTPS1 WDTPS0 FOSC0 R = Readable bit PM1 PM0 FOSC1 P = Programmable bit bit15-7 bit0 U = Unimplemented - n = Value for Erased Device (x = unknown)bit 15-9: Unimplemented, reads as a '1' bit 8,6,4: PM2, PM1, PM0, Processor Mode Select bits 111 = Microprocessor Mode 110 =Extended microcontroller mode 101 =Microcontroller mode 000 =Code protected microcontroller mode bit 7, 5: Unimplemented, reads as a '0' bit 3-2: WDTPS1:WDTPS0, WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer bit 1-0: FOSC1:FOSC0, Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator † This bit does not exist on the PIC17C42. Reading this bit will return an unknown value (x).

# 14.1 Configuration Bits

The PIC17CXX has seven configuration locations (see Table 14-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (see Figure 14-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thru FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 14-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
PM2 †	FE08h †

<sup>†</sup> This location does not exist on the PIC17C42.

Note: When programming the desired configuration locations, they must be programmed in ascending order. Starting with address FE00h.

# 14.2 Oscillator Configurations

#### 14.2.1 OSCILLATOR TYPES

The PIC17CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:


LF: Low Power Crystal
XT: Crystal/Resonator
EC: External Clock Input
RC: Resistor/Capacitor

# 14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC17CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 14-3 shows an example of this.

FIGURE 14-2: CRYSTAL OR CERAMIC
RESONATOR OPERATION
(XT OR LF OSC
CONFIGURATION)



See Table 14-2 and Table 14-3 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

# FIGURE 14-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 14-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
XT	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Daa	onato	 ᆸᅩᅩ	
RHSI	011121110	 1840	

Noonatoro occar						
455 kHz	Panasonic EFO-A455K04B	+/-0.3%				
2.0 MHz	Murata Erie CSA2.00MG	+/-0.5%				
4.0 MHz	Murata Erie CSA4.00MG	+/-0.5%				
8.0 MHz	Murata Erie CSA8.00MT	+/-0.5%				
16.0 MHz	Murata Erie CSA16.00MX	+/-0.5%				
Pacanatare used did not have built in canacitors						

TABLE 14-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2		
LF	32 kHz <sup>1</sup>	100-150 pF	100-150 pF		
	1 MHz	10-33 pF	10-33 pF		
	2 MHz	10-33 pF	10-33 pF		
XT	2 MHz	47-100 pF	47-100 pF		
	4 MHz	15-68 pF	15-68 pF		
	8 MHz <sup>2</sup>	15-47 pF	15-47 pF		
	16 MHz	TBD	TBD		
	25 MHz	15-47 pF	15-47 pF		

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- Note 1: For VDD > 4.5V, C1 =  $C2 \approx 30$  pf is recommended.
  - 2: Rs of  $330\Omega$  is required for a capacitor combination of 15/15 pF.


# **Crystals Used:**

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
1.0 MHz	ECS ECS-10-13-2	± 50 PPM
2.0 MHz	ECS ECS-20-S-1	± 50 PPM
4.0 MHz	ECS ECS-40-S-4	± 50 PPM
8.0 MHz	ECS ECS-80-S-4	± 50 PPM
16.0 MHz	TBD	TBD
25 MHz	CTS CTS25M	± 50 PPM
25 MHz	CTS CTS25M	± 50 PPI

# 14.2.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 Tosc).

FIGURE 14-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



# 14.2.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 14-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $k\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-6: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



#### 14.2.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-6 shows how the R/C combination is connected to the PIC17CXX. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k $\Omega$  and 100 k $\Omega$ .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 14-7: RC OSCILLATOR MODE



# 14.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLK-OUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 14.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the the minimum WDT overflow time. Not clearing the WDT in this time-frame will cause the WDT to overflow and reset the device.

#### 14.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The TO bit in the STATUS register will be cleared upon a WDT time-out.

#### 14.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- · The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

#### 14.3.3 WDT PROGRAMMING CONSIDERATIONS


It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-Up timer during the Power-On Reset sequence.

#### 14.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the  $\overline{\text{TO}}$  bit is cleared (device is not reset). The CLRWDT instruction can be used to set the  $\overline{\text{TO}}$  bit. This allows this timer to be a simple overflow timer. When in sleep, this timer is stopped.

# FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM



#### **TABLE 14-4:** REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on all other resets (Note1)
_	Config	_	PM1	_	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 3)	(Note 3)
06h, Unbanked	CPUSTA	ı	ı	STKAV	GLINTD	TO	PD	-	1	11 11	11 ??

Legend: -= Unimplemented, read as '0', ? - Value depends on condition.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer time-out reset.

2: Shaded cells are not used by the WDT.

3: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

#### 14.4 Power-Down Mode (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The PD bit is cleared and the TO bit is set (in the CPUSTA register). In sleep mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The MCLR/VPP pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the MCLR/VPP pin low.

#### 14.4.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- · A POR reset
- External reset input on MCLR/VPP pin
- WDT time-out reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some Peripheral Interrupts

The following peripheral interrupts can wake-up from SLEEP:

- Capture1 interrupt
- · Capture2 interrupt
- · SCI synchronous slave transmit interrupt
- SCI synchronous slave receive interrupt

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The TO and PD bits in the CPUSTA register can be used to determine the cause of device reset. The  $\overline{PD}$ 

bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


If the global interrupts are disabled Note: (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The  $\overline{TO}$  bit is set, and the  $\overline{PD}$  bit is cleared.

The WDT is cleared when the device wake from SLEEP, regardless of the source of wake-up.

#### WAKE-UP DELAY 14.4.1.1

When the oscillator type is configured in XT or LF mode, the Oscillator Start-Up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024 Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

### FIGURE 14-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT or LF oscillator mode assumed.

- 2: Tost = 1024 Tosc (drawing not to scale). This delay will not be there for RC osc mode.

  3: When GLINTD = 0 processor jumps to interrupt routine after wake-up. If GLINTD = 1, execution will continue in line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 14.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or Vss. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

# 14.5 Code Protection

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2, PM1, PM0 = '000').

**Note:** PM2 does not exist on the PIC17C42. To select code protected microcontroller mode, PM1, PM0 = '00'.

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

**Note:** Microchip does not recommend code protecting windowed devices. This may inhibit the device from being able to be reprogrammed.

### 15.0 INSTRUCTION SET SUMMARY

Each PIC17CXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXX instruction set can be grouped into three types:

- byte-oriented
- · bit-oriented
- · literal and control operations.

These formats are shown in Figure 15-1.

Table 15-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 15-2 and in each specific instruction descriptions.

**byte-oriented instructions**, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

**bit-oriented instructions**, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

**literal and control operations**, 'k' represents an eight or eleven bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- · byte-oriented operations
- · bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- · a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

	DESCRIPTIONS
Field	Description
f	Register file address (00h to FFh)
р	Peripheral register file address (00h to 1Fh)
i	Table pointer control i = '0' (do not change) i = '1' (increment after instruction execution)
t	Table byte select $t$ = '0' (perform operation on lower byte) $t$ = '1' (perform operation on upper byte literal field, constant data)
WREG	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= '0' or '1') The assembler will generate code with x = '0'. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select 0 = store result in WREG 1 = store result in file register f Default is d = '1'
u	Unused, encoded as '0'
S	Destination select 0 = store result in file register f and in the WREG 1 = store result in file register f Default is s = '1'
label	Label name
C,DC, Z,OV	ALU status bits Carry, Digit Carry, Zero, Overflow
GLINTD	Global Interrupt Disable bit (CPUSTA<4>)
TBLPTR	Table Pointer (16-bit)
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)
TBLATL	Table Latch low byte
TBLATH	Table Latch high byte
TOS	Top of Stack
PC	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the WREG register or the speci- fied register file location
[]	Options
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

Table 15-2 lists the instructions recognized by the MPASM assembler.

**Note 1:** Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

**Note 2:** The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

# FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



# 15.1 <u>Special Function Registers as</u> Source/Destination

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

#### 15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:  $PCH \rightarrow PCLATH$ ;  $PCL \rightarrow dest$ 

Write PCL: PCLATH  $\rightarrow$  PCH;

8-bit destination value → PCL

Read-Modify-Write: PCL→ ALU operand

 $\begin{array}{l} \mathsf{PCLATH} \to \mathsf{PCH}; \\ \mathsf{8-bit} \ \mathsf{result} \to \ \mathsf{PCL} \end{array}$ 

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

TABLE 15-2: PIC17CXX INSTRUCTION SET

National	Mnemonic,		Description	Cycles	16-bit Opcode		Status	Notes		
ADDWF f,d ADD WREG to f  ADD WREG and Carry bit to f  ADD WREG with f  CLRF f,s Clearf, or Clear f and Clear WREG  CLRF f,s Clearf, or Clear f and Clear WREG  COMF f,d Complement f  COMP f,d Compare f with WREG, skip if f = WREG  CPFSCT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if f < WREG  CPFSLT f Compare f with WREG, skip if o with if f   CPFSLT f Compare with WREG, skip if o with if f   CPFSLT f Compare with wreg	Operands				MSb	LSb	Affected			
ADDWFC         i,d         ADD WREG and Carry bit to f         1         0001         0002         ffff         ffff         OV,C,D,C,Z           ANDWF         f,d         AND WREG with f         1         0000         101d         ffff         ffff         Z           CLRF         f,s         Clear f, or Clear f and Clear WREG         1         0010         100s         ffff         ffff         None         3           COMF         f,d         Compare f with WREG, skip if f = WREG         1 (2)         0011         0001         ffff         ffff         None         2,6.8           CPFSQT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2,6.8           CPFSQT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2,6.8           CPFSQT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2,6.8           DAW         f,s         Decimal Adjust WREG Register         1         0010         011         ffff         ffff         None	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ANDWF f,d AND WREG with f 1 0000 101d ffff ffff Z CLRF f,s Clear f, or Clear f and Clear WREG 1 0010 100s ffff ffff None 3 COMF f,d Complement f 1 0010 100s ffff ffff Z CCPSEQ f Compare f with WREG, skip if f = WREG 1 (2) 0011 0010 ffff ffff None 6,8 CPFSQT f Compare f with WREG, skip if f < WREG 1 (2) 0011 0010 ffff ffff None 2,6,8 CPFSQT f Compare f with WREG, skip if f < WREG 1 (2) 0011 0010 ffff ffff None 2,6,8 CPFSQT f Compare f with WREG, skip if f < WREG 1 (2) 0011 0010 ffff ffff None 2,6,8 CPFSQT f Compare f with WREG, skip if f < WREG 1 (2) 0011 0100 ffff ffff None 2,6,8 CPFSQT f Compare f with WREG, skip if f < WREG 1 (2) 0011 0100 ffff ffff None 2,6,8 CPFSQT f Compare f with WREG Register 1 0010 111s ffff ffff None 2,6,8 CPFSQT f,d Decrement f 1 0000 111d ffff ffff None 6,8 CPFSQT f,d Decrement f, skip if 0 1 (2) 0010 111d ffff ffff None 6,8 CPFSQT f,d Decrement f, skip if not 0 1 (2) 0010 111d ffff ffff None 6,8 CPFSQT f,d Increment f, skip if not 0 1 (2) 0010 111d ffff ffff None 6,8 CPFSQT f,d Increment f, skip if not 0 1 (2) 0010 111d ffff ffff None 6,8 CPFSQT f,d Increment f, skip if not 0 1 (2) 0010 1010 ffff ffff None 6,8 CPFSQT f,d Increment f, skip if not 0 1 (2) 0010 1010 ffff ffff None 6,8 CPFSQT f,d Increment f, skip if not 0 1 (2) 0010 1010 ffff ffff None 6,8 CPFSQT f,d Inclusive OR WREG with f 1 0010 1000 ffff ffff None 6,8 CPFSQT f,d Inclusive OR WREG with f 1 0010 1000 ffff ffff None 6,8 CPFSQT f,d None 6,8 CPFSQT f,	ADDWF	f,d	ADD WREG to f	1	0000 111d ff	ff ffff	OV,C,DC,Z			
CLRF         f,s         Clear f, or Clear f and Clear WREG         1         0010         100s         fffff         Ffff         None         3           COMF         f,d         Complement f         1         0001         001d         ffff         ffff         Z           CPFSEQ         f         Compare f with WREG, skip if f = WREG         1 (2)         0011         0001         ffff         ffff         None         6,8           CPFSGT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2,68           DAW         f,s         Decimal Adjust WREG Register         1         0010         011s         ffff         Ffff         None         2,68           DECF         f,d         Decrement f         1         0000         011d         fffff         ffff         None         6,8           DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0001         011d         fffff         Mone         6,8           INCFS         f,d         Increment f, skip if not 0         1 (2)         0001         101d         fffff         Mone         6,8           INFSNZ	ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ff	ff ffff	OV,C,DC,Z			
COMF         f,d         Complement f         1         0001         001d         fffff         Ffff         Z           CPFSEQ         f         Compare f with WREG, skip if f = WREG         1 (2)         0011         0001         fffff         ffff         None         6.8           CPFSGT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2.6,8           CPFSLT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0000         ffff         ffff         None         2.6,8           DAW         f,s         Decimal Adjust WREG Register         1         0010         011a         fffff         ffff         C         3           DECFS T,d         Decrement f         1         0000         011d         fffff         fffff         None         6.8           DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0010         o11d         fffff         ffff         None         6.8           INCFS Z         f,d         Increment f, skip if not 0         1 (2)         0010         o10d         fffff         ffff         None         6.8	ANDWF	f,d	AND WREG with f	1	0000 101d ff	ff ffff	Z			
CPFSEQ         f         Compare f with WREG, skip if f = WREG         1 (2)         0011         0001         ffff         ffff         None         6,8           CPFSGT         f         Compare f with WREG, skip if f > WREG         1 (2)         0011         0010         ffff         ffff         None         2,6,8           CPFSLT         f         Compare f with WREG, skip if f < WREG	CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ff	ff ffff	None	3		
CPFSGT         f         Compare f with WREG, skip iff > WREG         1 (2)         0011         0010         ffff         ffff         None         2,6,8           CPFSLT         f         Compare f with WREG, skip iff < WREG	COMF	f,d	Complement f	1	0001 001d ff	ff ffff	Z			
CPFSLT         f         Compare f with WREG, skip if f < WREG	CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ff	ff ffff	None	6,8		
DAW         f,s         Decimal Adjust WREG Register         1         0010         11s         ffff         fff         C         3           DECF         f,d         Decrement f         1         0000         01d         ffff         fff         OV,C,DC,Z           DECFSZ         f,d         Decrement f, skip if not 0         1 (2)         0001         01d         ffff         ffff         None         6,8           DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0010         01d         ffff         ffff         None         6,8           INCF         f,d         Increment f, skip if not 0         1 (2)         0001         01d         ffff         ffff         OV,C,DC,Z           INCFSZ         f,d         Increment f, skip if not 0         1 (2)         0001         01d         ffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         01d         ffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         01d         fffff         fffff         None         6.8	CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ff	ff ffff	None	2,6,8		
DECF         f,d         Decrement f         1         0000         011d         fffff         OV,C,DC,Z           DECFSZ         f,d         Decrement f, skip if 0         1 (2)         0001         011d         fffff         Ffff         None         6.8           DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0010         011d         fffff         Ffff         None         6.8           INCF         f,d         Increment f, skip if not 0         1 (2)         0001         010d         fffff         Ffff         None         6.8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0001         010d         fffff         Fffff         None         6.8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0001         010d         fffff         Fffff         None         6.8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0001         010d         fffff         Fffff         None         6.8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0001         010d         fffff         Fffff         None           M	CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ff	ff ffff	None	2,6,8		
DECFSZ         f,d         Decrement f, skip if 0         1 (2)         0001         011d         fffff         ffff         None         6,8           DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0010         011d         fffff         ffff         None         6,8           INCF         f,d         Increment f         1         0001         010d         fffff         ffff         OV.C.DC,Z           INCFSZ         f,d         Increment f, skip if not 0         1 (2)         0001         11d         fffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         010d         fffff         ffff         None         6,8           IORWF         f,d         Inclusive OR WREG with f         1         0000         100d         fffff         ffff         Z           MOVFP         f,p         Move fto p         1         010p         pppp         fffff         Ffff         Z           MOVFP         f,p         Move p to f         1         010p         pppp         fffff         Ffff         Z           MOVWF         f         Move WREG to f         1	DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ff	ff ffff	С	3		
DCFSNZ         f,d         Decrement f, skip if not 0         1 (2)         0010         011d         fffff         Mone         6,8           INCF         f,d         Increment f         1         0001         010d         fffff         Ffff         OV,C,DC,Z           INCFSZ         f,d         Increment f, skip if not 0         1 (2)         0010         111d         fffff         Ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         010d         ffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         010d         ffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         010d         ffff         ffff         None         6,8           INFSNZ         f,d         Increment f, skip if not 0         1 (2)         0010         010d         fffff         fffff         None           INFSNZ         f,d         Move of top         1         010p         pppp         fffff         ffff         None           MOVPF         f,d         <	DECF	f,d	Decrement f	1	0000 011d ff	ff ffff	OV,C,DC,Z			
INCF	DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ff	ff ffff	None	6,8		
Incress	DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ff	ff ffff	None	6,8		
INFSNZ	INCF	f,d	Increment f	1	0001 010d ff	ff ffff	OV,C,DC,Z			
IORWF   f,d   Inclusive OR WREG with f   1   0000   100d   ffff   ffff   Z	INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ff	ff ffff	None	6,8		
MOVFP         f,p         Move f to p         1         011p pppp ffff fff         ffff fff         None           MOVPF         p,f         Move p to f         1         010p pppp ffff fff         ffff fff         Z           MOVWF         f         Move WREG to f         1         0000 0001 ffff fff         ffff fff         None           MULWF         f         Multiply WREG with f         1         0011 0100 ffff fff         ffff fff         None           NEGW         f,s         Negate WREG         1         0010 110s ffff fff         OV,C,DC,Z         1,3           NOP         No Operation         1         0001 100d ffff fff         ffff         C           RLCF         f,d         Rotate left f through Carry         1         0001 101d ffff fff         C           RRCF         f,d         Rotate right f through Carry         1         0010 001d ffff fff         None           RRNCF         f,d         Rotate right f (no carry)         1         0010 000d ffff fff         None           SETF         f,s         Set f         1         0010 000d ffff fff         MIT ffff         None           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 010d ffff ffff	INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ff	ff ffff	None	6,8		
MOVPF         p,f         Move pto f         1         010p pppp fffff ffff         Z           MOVWF         f         Move WREG to f         1         0000 0001 ffff ffff         ffff ffff         None           MULWF         f         Multiply WREG with f         1         0011 0100 ffff ffff         ffff ffff         None           NEGW         f,s         Negate WREG         1         0010 110s ffff ffff         OV,C,DC,Z         1,3           NOP         No Operation         1         0000 0000 0000 0000 0000         None         None           RLCF         f,d         Rotate left f through Carry         1         0010 101d ffff ffff         C           RLNCF         f,d         Rotate left f (no carry)         1         0010 001d ffff ffff         C           RRNCF         f,d         Rotate right f (no carry)         1         0010 001d ffff ffff         C           RRNCF         f,d         Rotate right f (no carry)         1         0010 000d ffff ffff         None           SETF         f,s         Set f         1         0010 000d ffff ffff         OV,C,DC,Z         1           SUBWF         f,d         Subtract WREG from f with Borrow         1         0000 01d ffff ffff         OV,C,DC,Z	IORWF	f,d	Inclusive OR WREG with f	1	0000 100d ff	ff ffff	Z			
MOVWF         f         Move WREG to f         1         0000         0001         ffff         ffff         None           MULWF         f         Multiply WREG with f         1         0011         0100         ffff         ffff         None           NEGW         f,s         Negate WREG         1         0010         110s         ffff         ffff         OV,C,DC,Z         1,3           NOP         —         No Operation         1         0000         0000         0000         0000         None           RLCF         f,d         Rotate left f through Carry         1         0010         101d         ffff         ffff         C           RLNCF         f,d         Rotate left f (no carry)         1         0010         001d         ffff         ffff         None           RRCF         f,d         Rotate right f (no carry)         1         0010         000d         ffff         ffff         None           SETF         f,s         Set f         1         0010         101s         ffff         Mone           SUBWF         f,d         Subtract WREG from f with Borrow         1         0000         01d         ffff         ffff         OV,C,DC,Z	MOVFP	f,p	Move f to p	1	011p pppp ff	ff ffff	None			
MULWF         f         Multiply WREG with f         1         0011         0100         fffff         fffff         None           NEGW         f,s         Negate WREG         1         0010         110s         ffff         ffff         OV,C,DC,Z         1,3           NOP         —         No Operation         1         0000         0000         0000         0000         None           RLCF         f,d         Rotate left f through Carry         1         0001         101d         fffff         ffff         C           RLNCF         f,d         Rotate left f (no carry)         1         0010         001d         fffff         Ffff         None           RRNCF         f,d         Rotate right f (no carry)         1         0001         100d         fffff         Ffff         C           RRNCF         f,d         Rotate right f (no carry)         1         0010         000d         fffff         Ffff         None           SETF         f,s         Set f         1         0010         101s         fffff         None         3           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0001         101d         fffff <t< th=""><th>MOVPF</th><th>p,f</th><th>Move p to f</th><th>1</th><th>010p pppp ff</th><th>ff ffff</th><th>Z</th><th></th></t<>	MOVPF	p,f	Move p to f	1	010p pppp ff	ff ffff	Z			
NEGW         f,s         Negate WREG         1         0010 110s ffff ffff         Ffff ffff         OV,C,DC,Z         1,3           NOP         —         No Operation         1         0000 0000 0000 0000 0000 0000 None         None           RLCF         f,d         Rotate left f through Carry         1         0001 101d ffff ffff         Ffff None           RRCF         f,d         Rotate right f through Carry         1         0001 000d ffff fff         Ffff None           RRNCF         f,d         Rotate right f (no carry)         1         0010 000d ffff fff         None           SETF         f,s         Set f         1         0010 101s ffff fff         None         3           SUBWF         f,d         Subtract WREG from f with Borrow         1         0000 010d ffff fff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff ffff         None         7	MOVWF	f	Move WREG to f	1	0000 0001 ff	ff ffff	None			
NOP         —         No Operation         1         0000 0000 0000 0000 0000 0000         None           RLCF         f,d         Rotate left f through Carry         1         0001 101d ffff ffff ffff         C           RLNCF         f,d         Rotate left f (no carry)         1         0010 001d ffff ffff         None           RRCF         f,d         Rotate right f through Carry         1         0001 100d ffff fff         Ffff None           SETF         f,d         Rotate right f (no carry)         1         0010 000d ffff fff         None           SETF         f,s         Set f         1         0010 101s ffff fff         None 3           SUBWF         f,d         Subtract WREG from f         1         0000 010d ffff fff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff fff         None         7	MULWF	f	Multiply WREG with f	1	0011 0100 ff	ff ffff	None			
RLCF         f,d         Rotate left f through Carry         1         0001         101d         fffff         ffff         C           RLNCF         f,d         Rotate left f (no carry)         1         0010         001d         fffff         ffff         None           RRCF         f,d         Rotate right f (no carry)         1         0001         100d         ffff         ffff         None           SETF         f,s         Set f         1         0010         101s         fffff         None           SUBWF         f,d         Subtract WREG from f         1         0000         010d         fffff         ffff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001         110d         fffff         ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010         10ti         fffff         Ffff         None	NEGW	f,s	Negate WREG	1	0010 110s ff	ff ffff	OV,C,DC,Z	1,3		
RLNCF         f,d         Rotate left f (no carry)         1         0010 001d ffff ffff         ffff ffff         None           RRCF         f,d         Rotate right f through Carry         1         0001 100d ffff ffff         C           RRNCF         f,d         Rotate right f (no carry)         1         0010 000d ffff fff         ffff fff         None           SETF         f,s         Set f         1         0010 101s ffff fff         None         3           SUBWF         f,d         Subtract WREG from f         1         0000 010d ffff fff         OV,C,DC,Z         1           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 001d ffff fff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff         ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010 10ti ffff         ffff         None	NOP	_	No Operation	1	0000 0000 00	0000	None			
RRCF         f,d         Rotate right f through Carry         1         0001         100d         ffff         ffff         C           RRNCF         f,d         Rotate right f (no carry)         1         0010         000d         ffff         ffff         None           SETF         f,s         Set f         1         0010         101s         ffff         Ffff         None         3           SUBWF         f,d         Subtract WREG from f         1         0000         010d         ffff         ffff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001         110d         ffff         ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010         10ti         ffff         ffff         None         7	RLCF	f,d	Rotate left f through Carry	1	0001 101d ff	ff ffff	С			
RRNCF         f,d         Rotate right f (no carry)         1         0010 000d ffff ffff         ffff ffff         None           SETF         f,s         Set f         1         0010 101s ffff ffff         ffff None         3           SUBWF         f,d         Subtract WREG from f         1         0000 010d ffff fff         ffff OV,C,DC,Z         1           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 001d ffff fff         ffff OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff fff         None         TABLRD         1,i,f         Table Read         2 (3)         1010 10ti ffff fff         None         7	RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ff	ff ffff	None			
SETF         f,s         Set f         1         0010 101s ffff ffff         Ffff ffff         None 3           SUBWF         f,d         Subtract WREG from f         1         0000 010d ffff ffff         ffff ffff         OV,C,DC,Z 1           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 001d ffff ffff         OV,C,DC,Z 1           SWAPF         f,d         Swap f         1         0001 110d ffff ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010 10ti ffff ffff         None         7	RRCF	f,d	Rotate right f through Carry	1	0001 100d ff	ff ffff	С			
SUBWF         f,d         Subtract WREG from f         1         0000 010d ffff ffff         ffff over ffff         OV,C,DC,Z         1           SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 001d ffff fff         ffff over ffff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff         ffff ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010 10ti ffff         ffff fff         None         7	RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ff	ff ffff	None			
SUBWFB         f,d         Subtract WREG from f with Borrow         1         0000 001d ffff ffff         6fff ffff         OV,C,DC,Z         1           SWAPF         f,d         Swap f         1         0001 110d ffff ffff         None         None           TABLRD         t,i,f         Table Read         2 (3)         1010 10ti ffff ffff         Ffff ffff         None         7	SETF	f,s	Set f	1	0010 101s ff	ff ffff	None	3		
SWAPF         f,d         Swap f         1         0001 110d ffff ffff         None           TABLRD         t,i,f         Table Read         2 (3)         1010 10ti ffff ffff         None         7	SUBWF	f,d	Subtract WREG from f	1	0000 010d ff	ff ffff		1		
TABLRDt,i,fTable Read2 (3)1010 10ti ffff ffffNone7	SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ff	ff ffff	OV,C,DC,Z	1		
	SWAPF	f,d	Swap f	1	0001 110d ff	ff ffff	None			
TABLWTt,i,fTable Write21010 11ti ffff ffffNone5	TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ff	ff ffff	None	7		
	TABLWT	t,i,f	Table Write	2	1010 11ti ff	ff ffff	None	5		

Legend: Refer to Table 15-1 for opcode field descriptions. Shaded instructions are not available in the PIC17C42.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two cycle instruction.
- 6: Two cycle instruction when condition is true, else single cycle instruction.
- 7: Two cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

TABLE 15-2: PIC17CXX INSTRUCTION SET (CONT.)

Mnemonic,		Description		16-bit O	pcode	Status	Notes
Operands				MSb	LSb	Affected	
TLRD	t,f	Table Latch Read	1	1010 00tx f	fff ffff	None	
TLWT	t,f	Table Latch Write	1	1010 01tx f	fff ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0011 f	fff ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 110d f	fff ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS					
BCF	f,b	Bit Clear f	1	1000 1bbb f	fff ffff	None	
BSF	f,b	Bit Set f	1	1000 0bbb f	fff ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1bbb f	fff ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0bbb f	fff ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1bbb f	fff ffff	None	
LITERAL AN	ID CON	ITROL OPERATIONS					
ADDLW	k	ADD literal to WREG	1	1011 0001 }	kkkk kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 0101 }	kkkk kkkk	Z	
CALL	k	Subroutine Call	2	111k kkkk k	kkk kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000 0000 0	0000 0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k kkkk k	kkkk kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 0011 1	kkk kkkk	Z	
LCALL	k	Long Call	2	1011 0111 }	kkkk kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1000 ι	uuu kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 101x k	kkk uuuu	None	
MOVLW	k	Move literal to WREG	1	1011 0000 }	kkk kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 1100 }	kkkk kkkk	None	
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0000 0	0000 0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 0110 }	kkk kkkk	None	7
RETURN	_	Return from subroutine	2	0000 0000 0	0000 0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 0000 0	0000 0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 0010 }	kkkk kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 0100 }	kkkk kkkk	Z	

Legend: Refer to Table 15-1 for opcode field descriptions. Shaded instructions are not available in the PIC17C42.

- Note 1: 2's Complement method.
  - 2: Unsigned arithmetic.
  - 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
  - 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
  - 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two cycle instruction.
  - 6: Two cycle instruction when condition is true, else single cycle instruction.
  - 7: Two cycle instruction except for TABLED to PCL (program counter low byte) in which case it takes 3 cycles.
  - 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

**ADDLW ADD Literal to WREG** Syntax: [label] ADDLW k Operands:  $0 \le k \le 255$ Operation:  $(WREG) + k \rightarrow (WREG)$ Status Affected:  $\mathsf{OV},\,\mathsf{C},\,\mathsf{DC},\,\mathsf{Z}$ Encoding: 1011 kkkk

kkkk Description: The contents of WREG are added to the eight bit literal 'k' and the result is

placed in WREG.

Words: 1 Cycles: 1

Example: ADDLW 0x15

> Before Instruction WREG = 0x10After Instruction WREG = 0x25

ADDWFC	ADD WRE	G and	Carry bit	to f
Syntax:	[ label ] Al	DDWFC	f,d	
Operands:	$0 \le f \le 255$	5		
	$d \in [0,1]$			
Operation:	(WREG) +	· (f) + C -	→ (dest)	
Status Affected:	OV, C, DC	s, Z		
Encoding:	0001	000d	ffff	ffff
Description:	Add WREG memory loc placed in W placed in da	ation 'f'. I	f 'd' is 0, th d' is 1, the	e result is result is
Words:	1			
Cycles:	1			
Example:	ADDWFC	REG	0	
Before Instruc Carry bit REG WREG	= 1 = 0x02			
After Instruction Carry bit REG				

0x50

WREG =

ADDWF	ADD WREG to f
Syntax:	[ label ] ADDWF f,d
Operands:	$0 \le f \le 255$ $d \in [0,1]$
Operation:	$(WREG) + (f) \to (dest)$
Status Affected:	OV, C, DC, Z
Encoding:	0000 111d ffff ffff
Description:	Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	ADDWF REG, 0
Before Instruction	etion = 0x17

0xC2

0xD9

0xC2

=

ANDLW	And Lite	ral with	WRFG	
Syntax:	[label] A	ANDLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	(WREG)	.AND. (k	) → (WR	EG)
Status Affected:	Z			
Encoding:	1011	0101	kkkk	kkkk
Description:	The conter the eight b placed in \	it literal 'k		
Words:	1			
Cycles:	1			
Example:	ANDLW	0x5F		
Before Instructure WREG =				
After Instruction	on = 0x03			

REG

REG

After Instruction WREG

REG

REG

After Instruction WREG =

ANDWF	AND WR	REG with	ı f	
Syntax:	[label] A	ANDWF	f,d	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	5		
Operation:	(WREG)	.AND. (f)	$\rightarrow$ (dest	)
Status Affected:	Z			
Encoding:	0000	101d	ffff	ffff
Description:	The conter with registe stored in V stored bac	er 'f'. If 'd VREG. If	is 0 the re	esult is
Words:	1			
Cycles:	1			
Example:	ANDWF	REG, 1		
Before Instruction				

0xC2

0x17

0x02

BSF	Bit Set f			
Syntax:	[label] E	BSF f,b	)	
Operands:	$0 \le f \le 25$ $0 \le b \le 7$	5		
Operation:	$1 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	1000	0bbb	ffff	ffff
Description:	Bit 'b' in re	gister 'f' is	s set.	
Words:	1			
Cycles:	1			
Example:	BSF	FLAG_RE	G, 7	
Before Instru	ction EG= 0x0A			
After Instructi FLAG_RE	on EG= 0x8A			

**BTFSC** 

BCF	Bit Clear	f			
Syntax:	[label] E	BCF f,	b		
Operands:	$0 \le f \le 25$ $0 \le b \le 7$	$0 \le f \le 255$ $0 \le b \le 7$			
Operation:	$0 \rightarrow (f < b >)$				
Status Affected:	None				
Encoding:	1000	1bbb	ffff	ffff	
Description:	Bit 'b' in register 'f' is cleared.				
Words:	1				
Cycles:	1				
Example:	BCF	FLAG_F	REG, 7		
Before Instruction FLAG_RE					
After Instruction FLAG_RE					

		- 1			
Syntax:	[ label ]	BTFSC f,	b	_	
Operands:	$\begin{aligned} 0 &\leq f \leq 255 \\ 0 &\leq b \leq 7 \end{aligned}$				
Operation:	skip if (f<	(b>) = 0			
Status Affected:	None				
Encoding:	1001	1bbb	ffff	ffff	
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped.				
	If bit 'b' is 0 then the next instruction fetched during the current instruction excution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example:	HERE FALSE TRUE	BTFSC:	FLAG,1		
Before Instruc PC		ddress (HE	RE)		
After Instruction if FLAG<1: PC if FLAG<1: PC	> = 0 = a > = 1	ddress (TR			

Bit Test, skip if Clear

**BTFSS** Bit Test, skip if Set Syntax: [label] BTFSS f,b Operands:  $0 \le f \le 127$  $0 \le b < 7$ Operation: skip if (f < b >) = 1Status Affected: None Encoding: 1001 0bbb ffff ffff Description: If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction. Words: 1 Cycles: 1(2) Example: HERE BTFSS FLAG,1 FALSE TRUE Before Instruction PC address (HERE) After Instruction if FLAG<1> 0; PC address (FALSE) = if FLAG<1> =

**CALL Subroutine Call** Syntax: [label] CALL k Operands:  $0 \le k \le 4095$ PC+ 1 $\rightarrow$  TOS, k  $\rightarrow$  PC<12:0>, Operation:  $k<12:8> \rightarrow PCLATH<4:0>$ : PC<15:13> → PCLATH<7:5> Status Affected: None Encoding: 111k kkkk kkkk kkkk Description: Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The thirteen bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH. Call is a two-cycle instruction. See LCALL for calls outside 8K memory space. Words: 1 Cycles: 2 Example: HERE CALL THERE Before Instruction PC = Address (HERE) After Instruction PC = Address (THERE) TOS = Address (HERE + 1)

**BTG** Bit Toggle f Syntax: [label] BTG f,b Operands:  $0 \le f \le 255$  $0 \le b < 7$ Operation:  $(f < b >) \rightarrow (f < b >)$ Status Affected: None Encoding: 0011 1bbb ffff ffff Bit 'b' in data memory location 'f' is Description: inverted. Words: 1 Cycles: 1 Example: BTG PORTC, Before Instruction: PORTC = 0111 0101 [0x75] After Instruction: PORTC = 0110 0101 [0x65]

address (TRUE)

**CLRF** Clear f Syntax: [label] CLRF f,s Operands:  $0 \le f \le 255$ Operation:  $00h \to f, s \in [0,1]$  $00h \rightarrow dest$ Status Affected: None Encoding: 0010 100s ffff ffff Description: Clears the contents of the specified register(s). s = 0: Data memory location 'f' and WREG are cleared. s = 1: Data memory location 'f' is cleared. Words: Cycles: 1 Example: CLRF FLAG\_REG Before Instruction FLAG\_REG 0x5A After Instruction FLAG\_REG 0x00

PC

# PIC17C4X

CLRWDT	Clear Wa	tchdog	Timer	
Syntax:	[ label ]	CLRWD	Т	
Operands:	None			
Operation:	$00h \rightarrow W$ $0 \rightarrow \underline{WD}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$		aler,	
Status Affected:	$\overline{TO}$ , $\overline{PD}$			
Encoding:	0000	0000	0000	0100
Description:	CLRWDT in timer. It als	so resets	the pr <u>esc</u> a	ler of the
Words:	1			
Cycles:	1			
Example:	CLRWDT			
Before Instruction	01.0	?		
After Instructi WDT coul	• • • • • • • • • • • • • • • • • • • •	0x00		

0 1

WDT Postscaler
TO
PD

COMF	Complem	nent f		
Syntax:	[label] (	COMF	f,d	
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	$(\overline{f}) \rightarrow (d$	lest)		
Status Affected:	Z			
Encoding:	0001	001d	ffff	ffff
Description:	The content mented. If 'WREG. If 'content back in reg	d' is 0 the	e result is	stored in
Words:	1			
Cycles:	1			
Example:	COMF	REG	1,0	
Before Instruc REG1	etion = 0x13			
After Instructi REG1 WREG	on = 0x13 = 0xEC			

Compare f with WREG, Compare f with WREG, **CPFSEQ CPFSGT** skip if f = WREG skip if f > WREG Syntax: [label] CPFSEQ f Syntax: [label] CPFSGT f Operands:  $0 \le f \le 255$ Operands:  $0 \le f \le 255$ (f) - (WREG),(f) - (WREG), Operation: Operation: skip if (f) > (WREG) skip if (f) = (WREG)(unsigned comparison) (unsigned comparison) Status Affected: Status Affected: None None Encoding: 0011 0010 ffff ffff Encoding: 0011 0001 ffff ffff Description: Tests the contents of data memory loca-Description: Tests the contents of data memory location 'f' to the contents of the W register. tion 'f' to the contents of WREG. The subtraction is unsigned. The subtraction is unsigned. If 'f' = WREG then the fetched instruc-If the contents of 'f' > the contents of WREG then the fetched instruction is tion is discarded and an NOP is exediscarded and an NOP is executed cuted instead making this a two-cycle instead making this a two-cycle instrucinstruction. Words: 1 Words: 1 Cycles: 1 (2) Cycles: 1 (2) Example: HERE CPFSEQ REG HERE Example: CPFSGT, REG NEQUAL NGREATER EQUAL GREATER Before Instruction Before Instruction PC Address = HERE PC Address (HERE) WREG ? WREG REG After Instruction After Instruction if REG WREG; if REG WREG; PC Address (GREATER) PC Address (EQUAL) if REG ≤ WREG; if REG WREG:  $\neq$ PC Address (NGREATER) PC Address (NEQUAL)

CPFSLTSkip if f < WREG			
Operands: $0 \le f \le 255$ $s \in [0,1]$ $s \in [0,1]$ Operation: $s \in [0,$			
Operation: (f) – (WREG), skip if (f) < (WREG) (unsigned comparison) if [WREG<3:0> >9] .OR. WREG<3:0> +6 $\rightarrow$ else WREG<3:0> $\rightarrow$ f<3:0 if [WREG<7:4> >9] .OR. WREG<3:0> +6 $\rightarrow$ else WREG<7:4> $\rightarrow$ f<3:0 if [WREG<7:4> >9] .OR. WREG<7:4> >9] .OR. WREG<7:4> >9] .OR. WREG<7:4> $\rightarrow$ f<7:4 if [WREG<7:4> $\rightarrow$ f<7:4 if [WREG<7:4] if [WREG<7:4			
skip if (f) < (WREG) WREG<3:0> + 6 $\rightarrow$ else WREG<3:0> $\rightarrow$ f<3:0			
Status Affected: None  Encoding: $0011  0000  \text{ffff}  \text{ffff}$ if [WREG<7:4> >9] .OR. WREG<7:4> + 6 $\rightarrow$ telse to the contents of data memory location 'f' to the contents of WREG.  WREG<7:4> $\rightarrow$ f<7:	f<3:0>, s<3:0>		
Description: Tests the contents of data memory location 'f' to the contents of WREG.  WREG<7:4> + 6 $\rightarrow$ else WREG<7:4> $\rightarrow$ f<7:	:0>, s<3:0>;		
Description: Tests the contents of data memory location 'f' to the contents of WREG. else WREG<7:4> → f<7:			
The subtraction is unsigned. Status Affected: C	,		
If the contents of 'f' < the contents of WREG, then the fetched instruction is	fff ffff		
discarded and an NOP is executed instead making this a two-cycle instruction.  Description:  DAW adjusts the eight b WREG resulting from the tion of two variables (each	DAW adjusts the eight bit value in WREG resulting from the earlier addition of two variables (each in packed		
Words: 1 BCD format) and product packed BCD result.	ces a correct		
Cycles: 1 (2) $s = 0$ : Result is placed	d in Data		
Example: HERE CPFSLT, REG WREG.			
LESS : S = 1: Result is placed memory location			
Before Instruction PC = Address (HERE) Words: 1			
W = ? Cycles: 1			
After Instruction Example1: DAW REG1, 0			
if REG < WREG; PC = Address (LESS)  Before Instruction			
if REG $\geq$ WREG; WREG = 0xA5			
PC = Address (NLESS) REG1 = ?? C = 0			
DC = 0			
After Instruction  WREG = 0x05  REG1 = 0x05			
C = 1			
DC = 0 Example 2:			
Before Instruction			
WREG = 0xCE			
REG1 = ??			
$ \begin{array}{rcl} C & = & 0 \\ DC & = & 0 \end{array} $			
After Instruction			
WREG = 0x24			
$ REG1 = 0x24 \\ C = 1 $			
DC = 0			

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 255$
	d ∈ [0,1]
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	OV, C, DC, Z
Encoding:	0000 011d ffff ffff
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	DECF CNT, 1
Before Instru	ction
CNT	= 0x01
Z	= 0
After Instructi	on
CNT	= 0x00

1

Z

DECFSZ	Decreme	ent f, ski	ip if 0	
Syntax:	[ label ]	DECFS.	Z f,d	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	55		
Operation:	(f) $-1 \rightarrow$ skip if res			
Status Affected:	None			
Encoding:	0001	011d	ffff	ffff
Description:	The contermented. If WREG. If back in regularity which is all and an NC ing it a two	'd' is 0 th 'd' is 1 the gister 'f'. It is 0, the ready fet DP is exe	e result is e result is e next instr ched, is di cuted inste	placed in placed uction, scarded,
Words:	1			
Cycles:	1(2)			
Example:	HERE	DECF: GOTO	SZ CNT	
	CONTINUE	2		
Before Instruction PC		SS (HERE	)	
After Instructi CNT if CNT PC if CNT PC	= CNT - = 0; = Addres ≠ 0;	1 SS (CONT		

DECFSNZ	Decrem	ent	f, ski	p if not (	)
Syntax:	[ label ]	DE	CFSI	NZ f,d	
Operands:	$0 \le f \le 2$ $d \in [0,1]$				
Operation:	(f) - 1 - skip if no	`	,,		
Status Affected:	None				
Encoding:	0010	(	)11d	ffff	ffff
Description:	mented. WREG. I back in religion to the restion, which carded, as	If 'd' f 'd' egist ult is ch is and a	is 0 th is 1 the ter 'f'. s not 0, alread an NOI	ister 'f' are e result is e result is p the next i dy fetched, P is execu two cycle	placed ir placed nstruc- is dis- ted
Words:	1				
Cycles:	1(2)				
Example:	HERE ZERO NZERO	DE :	ECFSN	Z TEMP,	1
Before Instruc TEMP_VA		=	?		
After Instruction TEMP_VA if TEMP_V PC if TEMP_V PC	LUE : ALUE :	= = = =	0; Addre 0;	P_VALUE -	)

GOTO	Unconditional Branch
Syntax:	[label] GOTO k
Operands:	$0 \le k \le 8191$
Operation:	$k \rightarrow PC<12:0>;$ $k<12:8> \rightarrow PCLATH<4:0>,$ $PC<15:13> \rightarrow PCLATH<7:5>$
Status Affected:	None
Encoding:	110k kkkk kkkk kkkk
Description:	GOTO allows an unconditional branch anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.
Words:	1
Cycles:	2
Example:	GOTO THERE
After Instructi PC =	on Address (THERE)

INCF	Increment f
Syntax:	[ label ] INCF f,d
Operands:	$0 \le f \le 255$ $d \in [0,1]$
Operation:	$(f) + 1 \rightarrow (dest)$
Status Affected:	OV, C, DC, Z
Encoding:	0001 010d ffff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Z C	= 0xFF = 0 = ?
7	on = 0x00 = 1 = 1

INCFSZ	Increment f, skip if 0
Syntax:	[ label ] INCFSZ f,d
Operands:	$0 \le f \le 255$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (dest) skip if result = 0
Status Affected:	None
Encoding:	0001 111d ffff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.  If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1 NZERO : ZERO :
Before Instruc	ction
PC	= Address (HERE)
if CNT PC if CNT	= CNT + 1

INCFSNZ	Increment f, skip if not 0
Syntax:	[ label ] INCFSNZ f,d
Operands:	$0 \le f \le 255$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (dest), skip if not 0
Status Affected:	None
Encoding:	0010 010d ffff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.  If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INFSNZ REG, 1 ZERO NZERO
Before Instruc	ction
REG	= REG
if REG PC if REG	on = REG + 1 = 1; = Address (ZERO) = 0; = Address (NZERO)

IORLW	Inclusive	OR Lite	eral with	WREG
Syntax:	[ label ]	IORLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	(WREG)	.OR. (k)	$\rightarrow$ (WRE	G)
Status Affected:	Z			
Encoding:	1011	0011	kkkk	kkkk
Description:	The content the eight be placed in \	it literal 'k		
Words:	1			
Cycles:	1			
Example:	IORLW	0x35		
Before Instruction				
After Instructi WREG	on = 0xBF			

IORWF	Inclusive	OR WR	EG with	f
Syntax:	[ label ]	IORWF	f,d	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	5		
Operation:	(WREG)	.OR. (f) -	→ (dest)	
Status Affected:	Z			
Encoding:	0000	100d	ffff	ffff
Description:	Inclusive C 'd' is 0 the 'd' is 1 the ter 'f'.	result is p	laced in W	/REG. If
Words:	1			
Cycles:	1			
Example:	IORWF R	ESULT,	0	
Before Instruc RESULT : WREG ::	= 0x13			
After Instruction				

0x93

WREG =

LCALL	Long Call
Syntax:	[label] LCALL k
Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} PC + 1 \rightarrow TOS; \\ k \rightarrow PCL, (PCLATH) \rightarrow PCH \end{array}$
Status Affected:	None
Encoding:	1011 0111 kkkk kkkk
Description:	LCALL allows unconditional subroutine call to anywhere within the 64k program memory space.
	First, the return address (PC + 1) is pushed onto the stack. A 16-bit destination address is then loaded into the program counter. The lower 8-bits of the destination address is embedded in the instruction. The upper 8-bits of PC is loaded from PC high holding latch, PCLATH.
Words:	1
Cycles:	2
Example:	MOVLW HIGH(SUBROUTINE) MOVPF WREG, PCLATH LCALL LOW(SUBROUTINE)
Before Instruction SUBROUT: PC	
After Instruction	on = Address (SUBROUTINE)

REG1

REG2

After Instruction REG1

REG2

MOVFP	Move f to p
Syntax:	[ label ] MOVFP f,p
Operands:	$0 \le f \le 255$ $0 \le p \le 31$
Operation:	$(f) \rightarrow (p)$
Status Affected:	None
Encoding:	011p pppp ffff ffff
Description:	Move data from data memory location 'f' to data memory location 'p'. Location 'f' can be anywhere in the 256 word data space (00h to FFh) while 'p' can be 00h to 1Fh.  Either 'p' or 'f' can be WREG (a useful special situation).  MOVFP is particularly useful to transfer a data memory location to a peripheral register (such as the transmit buffer or an I/O port). Both 'f' and 'p' can be indirectly addressed.
Words:	1
Cycles:	1
Example:	MOVFP REG1, REG2
Before Instruc	tion

0x33,

0x11

0x33,

0x33

MOVLB	Move Literal to low nibl	ble in BSR
Syntax:	[label] MOVLB k	
Operands:	$0 \le k \le 15$	
Operation:	$k \rightarrow (\text{BSR}{<}3\text{:}0\text{>})$	
Status Affected:	None	
Encoding:	1011 1000 uuuu	kkkk
Description:	The constant is loaded in th Select Register (BSR). Only bits of the Bank Select Regi affected. The upper half of unchanged. The assembler the "u" fields as '0'.	y the low 4 ster are the BSR is
Words:	1	
Cycles:	1	
Example:	MOVLB 0x5	
Before Instruc BSR regis		
After Instruction	•••	
	PIC17C42, only the low f SR register are physica	

MOVLR	Move Lite BSR	eral to h	igh nibb	le in
Syntax:	[ label ]	MOVLR	k	
Operands:	$0 \le k \le 15$	5		
Operation:	$k \rightarrow (BSF$	R<7:4>)		
Status Affected:	None			
Encoding:	1011	101x	kkkk	uuuu
Description:	The consta significant Register (E of the Banl affected. T is unchang encode the	4 bits of t 3SR). On k Select F The lower jed. The	he Bank S ly the high Register ar half of the assembler	Select 4 bits e BSR
Words:	1			
Cycles:	1			
Example:	MOVLR 5	5		
Before Instruction BSR registres		(22		
After Instruction		<b>&lt;</b> 52		
	nstruction C42 device		available	in the

MOVPF	Move p to f		
Syntax:	[ label ] MOVPF p,f		
Operands:	$0 \le f \le 255$ $0 \le p \le 31$		
Operation:	$(p) \rightarrow (f)$		
Status Affected:	Z		
Encoding:	010p pppp ffff ffff		
Description:	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.  Either 'p' or 'f' can be WREG (a useful special situation).  MOVPF is particularly useful for transferring a peripheral register (e.g., the timer or an I/O port) to a data memory location.		
Words:	1		
Cycles:	1		
Example:	MOVPF REG1, REG2		
Before Instruc REG1 REG2	etion = 0x11 = 0x33		
After Instruction REG1 REG2	on = 0x11 = 0x11		

MOVLW	Move Literal to WREG			
Syntax:	[ label ]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k\to (WR$	EG)		
Status Affected:	None			
Encoding:	1011	0000	kkkk	kkkk
Description:	The eight I WREG.	bit literal '	k' is loade	d into
Words:	1			
Cycles:	1			
Example:	MOVLW	0x5A		
After Instruction  WREG = 0x5A				

MOVWF	Move WREG to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \le f \le 255$
Operation:	$(WREG) \rightarrow (f)$
Status Affected:	None
Encoding:	0000 0001 ffff ffff
Description:	Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256 word data space.
Words:	1
Cycles:	1
Example:	MOVWF REG
Before Instruc WREG REG	ction = 0x4F = 0xFF
After Instructi WREG REG	on = 0x4F = 0x4F

MULLW	Multiply Literal with WREG			
Syntax:	[ label ] MULLW k			
Operands:	$0 \le k \le 255$			
Operation:	$(k\;x\;WREG)\toProdH:ProdL$			
Status Affected:	None			
Encoding:	1011 1100 kkkk kkkk			
Description:	An unsigned multiplication is carried out between the contents of WREG and the 8-bit literal 'k'. The 16 bit result is placed in ProdH:ProdL register pair. ProdH contains the high byte.  WREG is unchanged.  None of the status flags are affected.  Note that overflow or carry is not possible in this operation. Zero result is possible but not detected.			
Words:	1			
Cycles:	1			
Example:	MULLW 0xC4			
Before Instru WREG PRODH PRODL	ction = 0xE2 = ? = ?			
After Instruct WREG PRODH PRODL	= 0xC4 = 0xAD = 0x08			
	nstruction is not available in the C42 device.			

MULWF	Multiply WREG with f			
Syntax:	[label] MULWF f			
Operands:	$0 \le f \le 255$			
Operation:	$(WREG\;x\;f)\toProdH.ProdL$			
Status Affected:	None			
Encoding:	0011 0100 ffff ffff			
Description:	An unsigned multiplication is carried out between the contents of WREG and the register file location 'f'. The 16-bit result is stored in ProdH:ProdL register pair. ProdH contains the high byte.  Both WREG and 'f' are unchanged.  None of the status flags are affected.  Note that overflow or carry is not possible in this operation. Zero result is possible but not detected.			
Words:	1			
Cycles:	1			
Example:	MULWF REG			
Before Instru WREG REG PRODH PRODL	= 0xC4 = 0xB5 = ? = ?			
After Instruc WREG REG PRODH PRODL	= 0xC4 = 0xB5 = 0x8A = 0x94			

NEGW		Negate V	V			
Syntax:		[ label ]	NEGW	f,s		
Operand	ls:	$0 \le F \le 2$ $s \in [0,1]$	55			
Operation	n:	WREG +	. , ,			
Status A	ffected:	OV, C, D	C, Z			
Encoding	g:	0010	110s	ffff	ffff	
Descript	ion:	WREG is negated using two's complement. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.				
Words:		1				
Cycles:		1				
Example	<u>)</u> :	NEGW	REG,0			
Befo	550	= 0011	1010 <b>[0x</b> 3	•		

RETFIE	Return from Interrupt			
Syntax:	[ label ]	RETFIE		
Operands:	None			
Operation:	$TOS \rightarrow (PC);$ $0 \rightarrow GLINTD;$ PCLATH is unchanged.			
Status Affected:	GLINTD			
Encoding:	0000 0000 0000 0103			
Description:	Return from Interrupt. Stack is POP'ed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by clearing the GLINTD bit. GLINTD is the global interrupt disable bit (CPUSTA<4>).			
Words:	1			
Cycles:	2			
Example:	RETFIE			
After Interrupt PC GLINTD	= TOS			

NOP	No Operation				
Syntax:	[ label ]	NOP			
Operands:	None				
Operation:	No opera	ation			
Status Affected:	None				
Encoding:	0000	0000	0000	0000	
Description:	No operat	ion.		•	
Words:	1				
Cycles:	1				
Example:					

WREG = 1100 0111 [0xC6] REG = 1100 0111 [0xC6]

After Instruction

RETLW	Return Literal to WREG				
Syntax:	[label] RETLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k \rightarrow (WREG); TOS \rightarrow (PC);$ PCLATH is unchanged				
Status Affected:	None				
Encoding:	1011 0110 kkkk kkkk				
Description:	WREG is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				
Words:	1				
Cycles:	2				
Example:	CALL TABLE ; WREG contains table ; offset value ; WREG now has ; table value :				
	ADDWF PC ; WREG = offset RETLW k0 ; Begin table RETLW k1 ; : : RETLW kn ; End of table				
Before Instruc	ction = 0x07				
After Instructi	on				

WREG = value of k7

# PIC17C4X

RETURN	Return from Subroutine				
Syntax:	[ label ]	RETUR	N		
Operands:	None				
Operation:	TOS → PC; PCLATH is unchanged				
Status Affected:	None				
Encoding:	0000	0000	0000	0010	
Description:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.				
Words:	1				
Cycles:	2				
Example:	RETURN				
After Interrupt PC = TOS					

RLCF	ı	Rotate	Left f	thro	ough Car	ry
Syntax:	[	[label]	RLC	F	f,d	
Operands:		$0 \le f \le 2$ $d \in [0,1]$				
Operation:	f	$f < n > \rightarrow d < n+1 >;$ $f < 7 > \rightarrow C;$ $C \rightarrow d < 0 >$				
Status Affecte	d: (	С				
Encoding:		0001	101	ld	ffff	ffff
Description:	( 	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.				Carry ced in
Words:	•	1				
Cycles:	•	1				
Example:	I	RLCF		RE	G,0	
Before Ins REG C	structio = =	1110 0	0110			
After Instr REG WREG C	=	1110 1100 <b>1</b>	0110 1100			

RLNCF	Rotate Left f (no carry)	RRCF	Rotate Right f through Carry		
Syntax:	[ label ] RLNCF f,d	Syntax:	[label] RRCF f,d		
Operands:	$0 \le f \le 255$ d $\in [0,1]$	Operands:	$0 \le f \le 255$ $d \in [0,1]$		
Operation:	$f$ <n> <math>\rightarrow</math> d<n+1>; f&lt;7&gt; <math>\rightarrow</math> d&lt;0&gt;</n+1></n>	Operation:	$f < n > \rightarrow d < n-1 >;$ $f < 0 > \rightarrow C;$		
Status Affected:	None		$C \rightarrow d < 7 >$		
Encoding:	0010 001d ffff ffff	Status Affected:	С		
Description:	The contents of register 'f' are rotated	Encoding:	0001 100d ffff ffff		
	one bit to the left. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.		
Words:	1		C register f		
Cycles:	1	Words:	1		
Example:	RLNCF REG, 1		1		
Before Instru	ction	Cycles:	1		
С	= 0	Example:	RRCF REG1,0		
REG After Instructi C	= 1110 1011 on =	Before Instru REG1 C	action = 1110 0110 = 0		
REG	= 1101 0111	After Instruct REG1 WREG C	ion = 1110 0110 = 0111 0011 = 0		

RRNCF	Rotate Right f (no carry)	SETF	Set f
Syntax:	[ label ] RRNCF f,d	Syntax:	[label] SETF f,s
Operands:	$0 \le f \le 255$ $d \in [0,1]$	Operands:	$0 \le f \le 255$ $s \in [0,1]$
Operation:	$ f \rightarrow d; $ $ f<0> \rightarrow d<7> $	Operation:	$\begin{aligned} FFh &\rightarrow f; \\ FFh &\rightarrow d \end{aligned}$
Status Affected:	None	Status Affected:	None
Encoding:	0010 000d ffff ffff	Encoding:	0010 101s ffff ffff
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.	Description:	If 's' is 0, both the data memory location 'f' and WREG are set to FFh. If 's' is 1 only the data memory location 'f' is set to FFh.
	register f	Words:	1
Marda.	1	Cycles:	1
Words:	1	Example1:	SETF REG, 0
Cycles:  Example 1:  Before Instruction	1 RRNCF REG, 1	Before Instru REG WREG	ction = 0xDA = 0x05
WREG REG After Instructi	= ? = 1101 0111 on	After Instructi REG WREG Example2:	ion = 0xFF = 0xFF SETF PORTD, 1
WREG REG Example 2:	= 0 = 1110 1011 RRNCF REG, 0	Before Instru REG WREG	
Before Instruction WREG REG		After Instructi REG WREG	ion = 0xFF = 0x05
After Instructi WREG REG	on = 1110 1011 = 1101 0111		

SLEEP	Enter SLEEP mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT}; \\ \text{0} \rightarrow \underline{\text{WDT}} \text{ postscaler}; \\ \text{1} \rightarrow \overline{\text{TO}}; \\ \text{0} \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Encoding:	0000 0000 0000 0011
Description:	The power down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its prescale are cleared.  The processor is put into SLEEP mode with the oscillator stopped.
Words:	1
Cycles:	1
Example:	SLEEP
Before Instructi $\frac{\overline{TO}}{\overline{PD}} = ?$	ion
After Instruction $\overline{TO} = 1$ $\overline{PD} = 0$ † If WDT causes w	†

SUBLW	Subtract WREG from Literal
Syntax:	[ label ] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k - (WREG) \rightarrow (WREG)$
Status Affected:	OV, C, DC, Z
Encoding:	1011 0010 kkkk kkkk
Description:	WREG is subtracted from the eight bit literal 'k'. The result is placed in WREG.
Words:	1
Cycles:	1
Example 1:	SUBLW 0x02
Before Instruction WREG = C = After Instruction WREG = C = Z = Example 2: Before Instruction WREG = C = After Instruction	1 ? n 1 1 ; result is positive 1 ion 2 ?
WREG = C = Z = Example 3: Before Instruction	0 1 ; result is zero 0
WREG = C =	3
After Instruction WREG = C = Z =	FF ; (2's complement) 0 ; result is negative

SUBWF	Subtract WREG from f	SUBWFB	Subtract WREG from f with
Syntax:	[ label ] SUBWF f,d		Borrow
Operands:	$0 \le f \le 255$	Syntax:	[ label ] SUBWFB f,d
	d ∈ [0,1]	Operands:	$0 \le f \le 255$
Operation:	$(f)-(W)\to(dest)$	0	$d \in [0,1]$
Status Affected:	OV, C, DC, Z	Operation:	$(f) - (W) - \overline{C} \rightarrow (dest)$
Encoding:	0000 010d ffff ffff	Status Affected:	OV, C, DC, Z
Description:	Subtract WREG from register 'f' (2's	Encoding:	0000 001d ffff ffff
	complement method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.	Description:	Subtract WREG and the carry flag (borrow)from register 'f' (2's complement method). If 'd' is 0 the result is
Words:	1		stored in WREG. If 'd' is 1 the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBWF REG1, 1	Cycles:	1
Before Instruct REG1 =		Example 1:	SUBWFB REG1, 1
WREG =		Before Instruc	tion
C =	?		= 0x19 (0001 1001)
After Instruction			= 0x0D (0000 1101) = 1
REG1 = WREG =	·	After Instruction	on
<u>C</u> =	,	REG1 =	= <b>0x0B</b> (0000 1011)
Z =	- 1		= 0x0D (0000 1101) = 1 ; result is positive
Example 2:		_	= 1 , result is positive
Before Instruct REG1 =		Example2:	SUBWFB REG1,0
WREG =	_	Before Instruc	tion
C =	= ?	_	= 0x1B (0001 1011)
After Instruction		_	= 0x1A (0001 1010) = 1
REG1 = WREG =		After Instruction	·
C =	= 1 ; result is zero		= 0x1B (0001 1011)
Z =	= 0		= 0x00
Example 3:		<u> </u>	= 1 ; result is zero = 0
Before Instruct		Example3:	SUBWFB REG1,1
REG1 = WREG =	= 1 = 2	Before Instruc	
C =		REG1 =	= 0x03 (0000 0011)
After Instruction		_	= <b>0x0E</b> (0000 1101) = <b>1</b>
REG1 = WREG =		After Instruction	
C =	and the state of t		= 0xF4 (1111 0100) [2's comp]
Z =	•	WREG =	= <b>0x0E</b> (0000 1101)
			= 0 ; result is negative = 1


SWAPF	Swap f			
Syntax:	[ label ]	SWAPF	f,d	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$		
Operation:				
Status Affected:	None			
Encoding:	0001	110d	ffff	ffff
Description:	The upper 'f' are exch placed in V placed in re	anged. If VREG. If	f 'd' is 0 the 'd' is 1 the	e result is
Words:	1			
Cycles:	1			
Example:	SWAPF 1	REG,	0	
Before Instruc REG	etion = 0x53			
After Instruction	on = 0x35			

TABLRD	Table Read
Syntax:	[ label ] TABLRD t,i,f
Operands:	$0 \le f \le 255$
	i ∈ [0,1]
	t ∈ [0,1]
Operation:	If $t = 1$ , TBLATH $\rightarrow$ f;
	if $t = 0$ ,
	$TBLATL \to f;$
	Prog Mem (TBLPTR) $\rightarrow$ TBLAT; if i = 1,
	TBLPTR + 1 $\rightarrow$ TBLPTR
Status Affected:	None
Encoding:	1010 10ti ffff ffff
Description:	A byte of the table latch (TBLAT)
·	is moved to register file 'f'.
	if t = 0: the high byte is moved; if t = 1: the low byte is moved
	2. Then the contents of the program
	memory location pointed to by the 16-bit Table Pointer
	(TBLPTR) is loaded into the 16-
	bit Table Latch (TBLAT).
	<ol> <li>if i = 1: TBLPTR is incremented;</li> <li>if i = 0: TBLPTR is not</li> </ol>
	incremented
Words:	1
Cycles:	2 (3 cycle if f = PC)
Example1:	TABLRD 1, 1, REG;
Before Instruc	
REG TBLATH	= 0x53 = 0xAA
TBLATL	= 0x55
TBLPTR MEMORY	= 0xA356 (TBLPTR) = 0x1234
	on (table write completion)
REG	= 0xAA
TBLATH TBLATL	= 0x12 = 0x34
TBLPTR	= 0x34 = 0xA357
MEMORY	(TBLPTR) = 0x5678
Example2:	TABLRD 0, 0, REG;
Before Instruc	
REG TBLATH	= 0x53 = 0xAA
TBLATL	= 0x55
TBLPTR MEMORY	= 0xA356 $(TBLPTR) = 0x1234$
	on (table write completion)
REG	= 0x55
TBLATH TBLATL	= 0x12 = 0x34
TBLPTR	= 0xA356
MEMORY	(TBLPTR) = 0x1234


TABLWT	Table Write			
Syntax:	[ label ] TABLWT t,i,f			
Operands:	$0 \le f \le 255$ $i \in [0,1]$ $t \in [0,1]$			
Operation:	If t = 0, $f \rightarrow TBLATL$ ; if t = 1, $f \rightarrow TBLATH$ ; $TBLAT \rightarrow Prog\ Mem\ (TBLPTR)$ ; if i = 1, $TBLPTR + 1 \rightarrow TBLPTR$			
Status Affected:	None			
Encoding:	1010 llti ffff ffff			
Description:	1. Load value in 'f' into 16-bit table latch (TBLAT) if t = 0: load into low byte; if t = 1: load into high byte  2. The contents of TBLAT is written to the program memory location pointed to by TBLPTR If TBLPTR points to external program memory location, then the instruction takes two cycles. If TBLPTR points to an internal EPROM location, then the instruction is terminated when an interrupt is received.			
voltage f If MCLR/ the prog will not b	LR/VPP pin must be at the programming or successful programming. /VPP = VDD ramming sequence will be executed, but be successful (although the memory locable disturbed)			
	3. The TBLPTR can be automatically incremented if i = 0; TBLPTR is not incremented if i = 0; TBLPTR is incremented			
Words:	1			
Cycles:	2 (many if write is to on-chip EPROM program memory)			

### TABLWT (Cont.) Table Write

	•		
Example1:	TABLWT	0, 1,	REG
Before Inst	ruction		
REG		=	0x53
TBLAT	H	=	0xAA
TBLAT	L	=	0x55
TBLPT	R	=	0xA356
MEMO	RY(TBLPTR)	=	0xFFFF
After Instru	ction (table	write co	mpletion)
REG		=	0x53
TBLAT	Н	=	0x53
TBLAT	L	=	0x55
TBLPT	R	=	0xA357
MEMO	RY(TBLPTR)	=	0x5355
Example 2:	TABLWT	1, 0,	REG
Before Inst	ruction		
REG		=	0x53
TBLAT	H	=	0xAA
TBLAT	L	=	0x55
TBLPT	R	=	0xA356
MEMO	RY(TBLPTR)	=	0xFFFF
After Instru	ction (table	write co	mpletion)
REG		=	0x53
TBLAT	Н	=	0xAA
TBLAT	L	=	0x53
TBLPT	R	=	0xA356
MEMO	RY(TBLPTR)	=	0xAA53



TLRD	Table Latch Read
Syntax:	[ label ] TLRD t,f
Operands:	$0 \le f \le 255$ $t \in [0,1]$
Operation:	$\begin{split} &\text{If } t = 0, \\ &\text{TBLATL} \rightarrow \text{f}; \\ &\text{if } t = 1, \\ &\text{TBLATH} \rightarrow \text{f} \end{split}$
Status Affected:	None
Encoding:	1010 00tx ffff ffff
Description:	Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected.  If t = 1; high byte is read if t = 0; low byte is read  This instruction is used in conjunction with TABLRD to transfer data from program memory to data memory.
Words:	1
Cycles:	1
Example:	TLRD t, RAM
Before Instruc	tion
t RAM TBLAT	= 0 = ? = 0x00AF (TBLATH = 0x00) (TBLATL = 0xAF)
After Instructi	
RAM TBLAT	= 0xAF = 0x00AF (TBLATH = 0x00) (TBLATL = 0xAF)
Before Instruc	tion
t	= 1
	= ? = 0x00AF (TBLATH = 0x00) (TBLATL = 0xAF)
After Instructi	on
RAM TBLAT	= 0x00 = 0x00AF (TBLATH = 0x00)



(TBLATL = 0xAF)

TLWT	Ta	able Lat	ch Writ	е	
Syntax:	[	label]	LWT t	,f	
Operands:	0	≤ f ≤ 25	5		
•	t	∈ [0,1]			
Operation:	If	t = 0.			
		$f \rightarrow TB$	LATL;		
	if	t = 1,			
		$f \rightarrow TE$	LATH		
Status Affected	d: <u>N</u>	one			
Encoding:		1010	01tx	ffff	ffff
Description:			•	er 'f' is wri	
	If	t = 1; high	byte is	written	
	if	t = 0; low	byte is v	vritten	
				sed in con	,
				isfer data i memory.	from data
Words:	1	emory to	program	iniemory.	
	-				
Cycles:	1				
Example:	T	LWT	t, RAM		
Before Ins					
t RAM	=	0 0xB7			
TBLAT	_	0x0000		$ATH = 0 \times 00$ $ATL = 0 \times 00$	
After Instr	uction				
RAM	=	0xB7			
TBLAT	=	0x00B7	•	ATH = 0x0 ATL = 0xB7	,
Before Ins	tructio	n			
t	=	1			
RAM TBLAT	= =	0xB7 0x0000	(TBLA	TH = 0x00	O)
				TL = 0x00	
After Instr	uction				
RAM	_ =	0xB7	/ <del></del> -	· <b>-</b>	-,
TBLAT	=	0xB700	(	ATH = 0xB ATL = 0x00	

if CNT

PC

TSTFSZ	Test f, skip if 0		
Syntax:	[label] TSTFSZ f		
Operands:	$0 \le f \le 255$		
Operation:	skip if $f = 0$		
Status Affected:	None		
Encoding:	0011 0011 ffff ffff		
Description:	If 'f' = 0, the next instruction, fetched during the current instruction execution is discarded and an NOP is executed making this a two-cycle instruction.		
Words:	1		
Cycles:	1 (2)		
Example:	HERE TSTFSZ CNT NZERO : ZERO :		
Before Instruc PC = Addr			
After Instruction if CNT PC	on = 0x00, = Address (ZERO)		

0x00,

Address (NZERO)

XORLW	Exclusiv WREG	ve OR Li	teral wit	:h
Syntax:	[ label ]	XORLW	k	
Operands:	$0 \le k \le 2$	:55		
Operation:	(WREG)	.XOR. k	$\rightarrow$ (WRI	EG)
Status Affected:	Z			
Encoding:	1011	0100	kkkk	kkkk
Description:		ents of WF ight bit lite WREG.		
Words:	1			
Cycles:	1			
Example:	XORLW	0xAF		
Before Instruct WREG =	0xB5			
After Instructio WREG =				

XORWF	Exclusive OR WREG with f
Syntax:	[ label ] XORWF f,d
Operands:	$0 \le f \le 255$ $d \in [0,1]$
Operation:	(WREG) .XOR. (f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	0000 110d ffff ffff
Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.
Words:	1
Cycles:	1
Example:	XORWF REG, 1
Before Instru REG WREG	= 0xAF
After Instruct REG WREG	ion = 0x1A = 0xB5

### 16.0 DEVELOPMENT SUPPORT

### 16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER® Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART<sup>®</sup> Low-Cost Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- MPASM Assembler
- · MPSIM Software Simulator
- C Compiler (MP-C)
- Fuzzy logic development system (fuzzyTECH<sup>®</sup>-MP)

### 16.2 <u>PICMASTER: High Performance</u> Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families. A PICMASTER System configuration is shown in Figure 16-1.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on PC compatible 386 (and better) machines in the Microsoft Windows™ 3.x environment. Thus, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The AT platform and Windows 3.x environment was chosen to best make these features available to you, the end user.

The PICMASTER Universal Emulator System consists primarily of four major components:

- · Host-Interface Card
- Emulator Control Pod
- · Target-Specific Emulator Probe
- PC-Host Emulation Control Software

The Windows 3.x operating system allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.


PICMASTER emulation can operate in one window, while a text editor is running in a second window.

PC-Host Emulation Control software takes full advantage of Dynamic Data Exchange (DDE), a feature of Windows 3.x. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.x, two or more PICMASTER emulators can be run simultaneously from the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

The PICMASTER probes specifications are shown in Table 16-1.





## PIC17C4X

TABLE 16-1: PICMASTER PROBE SPECIFICATION

		PROBE			
PICMASTER Probe	Devices Supported	Maximum Frequency	Operating Voltage		
PROBE-16B	PIC16C71	10 MHz	4.5V - 5.5V		
PROBE-16C	PIC16C84	10 MHz	4.5V - 5.5V		
PROBE-16D	PIC16C54, PIC16C54A, PIC16CR54, PIC16C55, PIC16C56, PIC16C57, PIC16CR57A, PIC16C58A, and PIC16CR58A	20 MHz	4.5V - 5.5V		
PROBE-16E	PIC16C62 and PIC16C64	10 MHz	4.5V - 5.5V		
PROBE-16F	PIC16C65*, PIC16C73 and PIC16C74	10 MHz	4.5V - 5.5V		
PROBE-16G	PIC16C61	10 MHz	4.5V - 5.5V		
PROBE-16H	PIC16C620, PIC16C621 and PIC16C622	10 MHz	4.5V - 5.5V		
PROBE-17A	PIC17C42	16 MHz	4.5V - 5.5V		

<sup>\*</sup> PROBE-16F indirectly supports the PIC16C65.

### 16.3 PRO MATE: Universal Programmer

The PRO MATE Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect bits in this mode.

In PC-hosted mode, the PRO MATE connects to the PC via one of the COM (RS-232) ports. PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (Intel<sup>®</sup> hex format) are some of the features of the software. Essential commands such as read, verify, program and blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MATE has a modular "programming socket module". Different socket modules are required for different processor types and/or package types.

PRO MATE supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

### 16.4 <u>PICSTART Low-Cost Development</u> System

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. A PC-based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. PICSTART is not recommended for production programming.

### 16.5 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C84, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 16.6 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

#### 16.7 <u>Assembler (MPASM)</u>

The MPASM Cross Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a full feature directive language represented by four basic classes of directives:

- Data Directives are those that control the allocation of memory and provide a way to refer to data items symbolically, i.e., by meaningful names.
- Listing Directives control the MPASM listing display. They allow the specification of titles and subtitles, page ejects and other listing control.
- Control Directives permit sections of conditionally assembled code.
- Macro Directives control the execution and data allocation within macro body definitions.

#### 16.8 <u>Software Simulator (MPSIM)</u>

The MPSIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output

radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode. MPSIM fully supports symbolic debugging using MP-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 16.9 C Compiler (MP-C)

The MP-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the PICMASTER Universal Emulator memory display (emulator software versions 1.13 and later).

The MP-C Code Development System is supplied directly by Byte Craft Limited of Waterloo, Ontario, Canada. If you have any questions, please contact your regional Microchip FAE or Microchip technical support personnel at (602) 786-7627.

## 16.10 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP Edition, for implementing more complex systems.

Both versions include Microchip's fuzzyLAB<sup>TM</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

### 16.11 <u>Development Systems</u>

For convenience, the development tools are packaged into comprehensive systems as listed in Table 16-2.

**TABLE 16-2: DEVELOPMENT SYSTEM PACKAGES** 

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator, PRO MATE Programmer, Assembler, Software Simulator, Samples and your choice of Target Probe.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples.
3.	PRO MATE System	PRO MATE Universal Programmer, full featured stand-alone or PC-hosted programmer, Assembler, Simulator

### 17.0 PIC17C42 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
/oltage on VDD with respect to Vss	0 to +7.5V
/oltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
/oltage on RA2 and RA3 with respect to Vss	0.6V to +12V
/oltage on all other pins with respect to Vss	0.6V to VDD + 0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - Total	250 mA
Maximum current into VDD pin(s) - Total	200 mA
nput clamp current, lικ (Vι < 0 or Vι > VDD)	
Dutput clamp current, loκ (V0 < 0 or V0 >VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-	-VOH) x IOH} + $\Sigma$ (VOL x IOL)

**Note 2:** Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## PIC17C4X

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	17C42-16	17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freg: 2 MHz max

## 17.1 DC CHARACTERISTICS: PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature

**DC CHARACTERISTICS**  $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$  for industrial and

 $0^{\circ}$ C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD = 4.5V to 5.5V

			O P O : Gatin 1;	9	,		
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	VDD	Supply Voltage	4.5	_	5.5	V	
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5 *	_	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to guarantee Power-On Reset	_	Vss	ı	٧	See section on Power-On Reset for details
D004	SVDD	VDD rise rate to guarantee Power-On Reset	0.060*	_	-	mV/ms	See section on Power-On Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	_	6	12 *	mA	Fosc = 8 MHz
D012			_	11	24 *	mA	Fosc = 16 MHz
D013			_	19	38	mA	Fosc = 25 MHz
D014			_	95	150	μΑ	Fosc = 32 kHz
							WDT enabled (EC osc configuration)
D020	IPD	Power Down Current	_	10	40	μΑ	VDD = 5.5V, WDT enabled
D021		(Note 3)	_	< 1	5	μA	VDD = 5.5V, WDT disabled

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VDD / (2 • R). For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin: f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

#### 17.2 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

### Standard Operating Conditions (unless otherwise stated)

Operating temperature

DC CHARACTERISTICS

 $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$  for industrial and  $0^{\circ}$ C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 17.1

Parameter								
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
		Input Low Voltage						
	VIL	I/O ports						
D030		with TTL buffer	Vss	_	0.8	V		
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V		
D032		MCLR, OSC1 (in EC and RC mode)	Vss	_	0.2 VDD	V	Note1	
D033		OSC1 (in XT, and LF mode)	_	0.5 VDD	_	V		
		Input High Voltage						
	VIH	I/O ports		_				
D040		with TTL buffer	2.0	_	VDD	V		
D041		with Schmitt Trigger buffer	0.8 VDD	_	VDD	V		
D042		MCLR	0.8 Vdd	_	Vdd		Note1	
D043		OSC1 (XT, and LF mode)	_	0.5 VDD	_	V		
D050	VHYS	Hysteresis of	0.15 VDD*	_	_	V		
		Schmitt Trigger inputs						
		Input Leakage Current (Notes 2, 3)						
D060	lıL	I/O ports (except RA2, RA3)	_	_	±1	μΑ	Vss ≤ Vpin ≤ Vdd, I/O Pin at hi-impedance PORTB weak pull-ups disabled	
D061		MCLR	_	_	±2	μΑ	VPIN = Vss or VPIN = VDD	
D062		RA2, RA3			±2	μΑ	Vss ≤ VRA2, VRA3 ≤ 12V	
D063		OSC1, TEST	_	_	±1	μΑ	Vss ≤ Vpin ≤ Vdd	
D064		MCLR	_	_	10	μΑ	VMCLR = VPP = 12V (when not programming)	
D070	IPURB	PORTB weak pull-up current	60	200	400	μΑ	VPIN = Vss, RBPU = 0	
* Th	* These parameters are characterized but not tested							

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- These parameters are for design guidance only and are not tested, nor characterized.
- Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

### Standard Operating Conditions (unless otherwise stated)

Operating temperature

#### DC CHARACTERISTICS

-40°C  $\leq$  TA  $\leq$  +85°C for industrial and 0°C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 17.1

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Output Low Voltage					
D080	Vol	I/O ports (except RA2 and RA3)	_	_	0.1 VDD	V	IOL = 4 mA
D081		with TTL buffer	_	_	0.4	V	IOL = 6  mA, VDD = 4.5V
							Note 6
D082		RA2 and RA3	_	_	3.0		IOL = 60.0  mA, VDD = 5.5V
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 2  mA, VDD = 4.5V
		(RC and EC osc modes)					
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)		_	_	V	IOH = -2 mA
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0  mA, VDD = 4.5V
							Note 6
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied
<b>D</b> 000		0000/01/01/17	0.4			١,,	voltage
D093		OSC2/CLKOUT	2.4	_	_	V	IOH = -5  mA, VDD = 4.5V
		(RC and EC osc modes)  Capacitive Loading Specs					
		on Output Pins					
D100	Cosca	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when
D100	00302	0302 μπ	_	_	23 11	рі	OSC2 pin is outputting
							CLKOUT.
							external clock is used to drive
							OSC1.
D101	Cio	All I/O pins and OSC2	_	_	50 ††	pF	
		(in RC mode)					
D102	CAD	System Interface Bus	_	_	100 ††	pF	In Microprocessor or
		(PORTC, PORTD and PORTE)					Extended Microcontroller mode
		Internal Program Memory					
		Programming Specs (Note 4)					
D110	VPP	Voltage on MCLR/VPP pin	12.5	_	13.5	V	Note 5
D111	VDDP	Supply voltage during program-	4.75	5.0	5.25	V	
		ming					
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA	
D113	IDDP	Supply current during program-	_	_	30 ‡	mA	
D44.4	T	ming	40	400	4000		
D114	I PROG	Programming pulse width	10	100	1000	μs	Terminated via internal/external
							interrupt or a reset

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ These parameters are for design guidance only and are not tested, nor characterized.
- †† Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

### 17.3 <u>Timing Parameter Symbology</u>


The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т			
F	Frequency	Т	Time
Lowerd	case symbols (pp) and their meanings:		
pp			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
СС	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	t0	TOCKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌĒ	wr	WR
os	OSC1		
Upperd	case symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
1	Invalid (Hi-impedance)	Z	Hi-impedance

### FIGURE 17-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



### 17.4 <u>Timing Diagrams and Specifications</u>

FIGURE 17-2: EXTERNAL CLOCK TIMING




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	16	MHz	EC osc mode - PIC17C42-16
		(Note 1)	DC	_	25	MHz	- PIC17C42-25
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	1	_	16	MHz	XT osc mode - PIC17C42-16
			1	_	25	MHz	- PIC17C42-25
			DC	_	2	MHz	LF osc mode
1	Tosc	External CLKIN Period	62.5	_	_	ns	EC osc mode - PIC17C42-16
		(Note 1)	40		_	ns	- PIC17C42-25
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	62.5	_	1,000	ns	XT osc mode - PIC17C42-16
			40	_	1,000	ns	- PIC17C42-25
			500	_	_	ns	LF osc mode
2	TCY	Instruction Cycle Time (Note 1)	160	4/Fosc	DC	ns	
3	TosL, TosH	Clock in (OSC1) High or Low Time	10‡	_	_	ns	EC oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	_	5‡	ns	EC oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

<sup>†</sup> These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 17-3: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	_	15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	_	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	_	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	_	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT↑ to Port out valid	_	_	0.5 Tcy+20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	0.25 TcY+25 ‡	_	_	ns	Note 1
16	TckH2ioI	Port in hold after CLKOUT↑	0 ‡	_	_	ns	Note 1
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	_	_	100 ‡	ns	
20	TioR	Port output rise time	_	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	_	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	_	_	ns	
23	TrbHL	RB<7:0> change INT high or low time	25 *	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>†</sup> These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output is 4 x Tosc.

FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_	_	ns	
31	Twdt	Watchdog Timer Timeout Period (Prescale = 1)	5 *	12	25 *	ms	
32	Tost	Oscillation Start-Up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-Up Timer Period	40 *	96	200 *	ms	
35	TmcL2adl	MCLR to System Interface bus (AD<15:0>) invalid	_	_	100 *	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>‡</sup> These parameters are for design guidance only and are not tested, nor characterized.

<sup>§</sup> This specification guaranteed by design.

# FIGURE 17-5: TIMERO CLOCK TIMINGS




TABLE 17-5: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20 §		_	ns	
			With Prescaler	10*		_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20 §		_	ns	
			With Prescaler	10*		_	ns	
42	Tt0P	T0CKI Period		TCY + 40 § N		_		N = prescale value (1, 2, 4,, 256)

<sup>\*</sup> These parameters are characterized but not tested.

# FIGURE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 Tcy + 20 §	_	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 Tcy + 20 §	_	_	ns	
47	Tt123P	TCLK12 and TCLK3 input period	TCY + 40 § N	_	_		N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2 Tosc §		6 Tosc §		

<sup>\*</sup> These parameters are characterized but not tested.


<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification guaranteed by design.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification guaranteed by design.

# FIGURE 17-7: CAPTURE TIMINGS




**TABLE 17-7: CAPTURE REQUIREMENTS** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	_	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	_	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	_	_	ns	N = prescale value (4 or 16)

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

# FIGURE 17-8: PWM TIMINGS



**TABLE 17-8: PWM REQUIREMENTS** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	_	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	_	10 *	35 *§	ns	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

# FIGURE 17-9: SCI MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	_	_	65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time	_	10	35	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## FIGURE 17-10: SCI MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING





TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK↓ (DT hold time)	15	_	_	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-11: MEMORY INTERFACE WRITE TIMING



**TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS** 


Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25 Tcy-30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25 Tcy-40	_	_	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25 Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25 Tcy §	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification is guaranteed by design.

# FIGURE 17-12: MEMORY INTERFACE READ TIMING



**TABLE 17-12: MEMORY INTERFACE READ REQUIREMENTS** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25 Tcy-30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
160	TadZ2oeL	AD<15:0> high impedance to OE↓	10	_	_	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25 Tcy-15	_	_	ns	
162	TadV2oeH	Data in valid before <del>OE</del> ↑ (data setup time)	35	_	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	_	0.25 Tcy §	_	ns	
165	ToeL	OE pulse width	0.5 Tcy-35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	_	Tcy §	_	ns	
167	Tacc	Address access time	_		0.75 TcY-40	ns	
168	Toe	Output enable access time (OE low to Data Valid)	_	_	0.5 Tcy - 60	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

<sup>§</sup> This specification guaranteed by design.

**NOTES:** 

## 18.0 PIC17C42 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Name	Typical Capacitance (pF)							
Pin Name	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP				
All pins, except MCLR, VDD, and VSS	10	10	10	10				
MCLR pin	20	20	20	20				

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD






FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C		
22 pF	10k	3.33 MHz	± 12%	
	100k	353 kHz	± 13%	
100 pF	3.3k	3.54 MHz	± 10%	
	5.1k	2.43 MHz	± 14%	
	10k	1.30 MHz	± 17%	
	100k	129 kHz	± 10%	
300 pF	3.3k	1.54 MHz	± 14%	
	5.1k	980 kHz	± 12%	
	10k	564 kHz	± 16%	
	160k	35 kHz	± 18%	

FIGURE 18-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD




FIGURE 18-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 18-7: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)




FIGURE 18-8: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK 125°C TO -40°C)




FIGURE 18-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C




FIGURE 18-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED




FIGURE 18-11: TYPICAL IPD vs. VDD WATCHDOG ENABLED 25°C




FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED




FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 18-14: IOH vs. VOH, VDD = 3V




FIGURE 18-15: IOH vs. VOH, VDD = 5V




FIGURE 18-16: IoL vs. Vol, VDD = 3V




FIGURE 18-17: IoL vs. Vol, VDD = 5V





FIGURE 18-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD




5.0 VIH, max (-40°C to +85°C) 4.5 VIH, typ (25°C 4.0 VIH, min (-40°C to +85°C) 3.5 3.0 VIH, VIL(Volts) VIL, max (-40°C to +85°C) 2.5 VIL, typ (25°C) VIL, min (-40°C to +85°C) 2.0 1.5 1.0 0.5 0.0 2.0 2.5 3.5 4.0 5.0 6.0 4.5 5.5

VDD (Volts)

FIGURE 18-19: VTH, VIL of I/O PINS (SCHMITT TRIGGER) vs. VDD

FIGURE 18-20: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT AND LF MODES) vs. VDD



NOTES:

# 19.0 PIC17C43 AND PIC17C44 ELECTRICAL CHARACTERISTICS

### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.6V to +14V
Voltage on all other pins with respect to Vss	0.6V to VDD +0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total	250 mA
Maximum current into VDD pin(s) - total	200 mA
nput clamp current, IiK (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD-VOH)	$x \text{ IOH} + \sum (\text{VOL } x \text{ IOL})$

**Note 2:** Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	17C43-16 17C44-16	17C43-25 17C44-25	17LC43-08 17LC44-08
RC	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 6 mA Max.	IDD: 6 mA Max.	IDD: 6 mA Max.
	IPD: 5 μA Max. at 6V	IPD: 5 μA Max. at 6V	IPD: 5 μA Max. at 6V
	WDT disabled	WDT disabled	WDT disabled
	Freq: 4 MHz Max.	Freq: 4 MHz Max.	Freq: 4 MHz Max.
XT	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 24 mA Max.	IDD: 38 mA Max.	IDD: 12 mA Max.
	IPD: 5 μA Max. at 6V	IPD: 5 μA Max. at 4V	IPD: 5 μA Max. at 6V
	WDT disabled	WDT disabled	WDT disabled
	Freq: 16 MHz Max.	Freq: 25 MHz Max.	Freq: 8 MHz Max.
EC	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 24 mA Max.	IDD: 38 mA Max.	IDD: 12 mA Max.
	IPD: 5 μA Max. at 6V	IPD: 5 μA Max. at 6V	IPD: 5 μA Max. at 6V
	WDT disabled	WDT disabled	WDT disabled
	Freq: 16 MHz Max	Freq: 25 MHz Max.	Freq: 8 MHz Max.
LF	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 95 μA typ. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 150 μA Max. at 32 kHz
	IPD: < 1 μA typ. at 6V	IPD: < 1 μA typ. at 6V	IPD: 5 μA Max. at 6.0V
	WDT disabled	WDT disabled	WDT disabled
	Freq: 2 MHz Max.	Freq: 2 MHz Max.	Freq: 2 MHz Max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that guarantees the specifications required.

# 19.1 DC CHARACTERISTICS: PIC17C43/C44-16 (Commercial, Industrial) PIC17C43/C44-25 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature

**DC CHARACTERISTICS**  $\begin{array}{ll}
-40^{\circ}\text{C} & \leq \text{Ta} \leq +85^{\circ}\text{C for industrial and} \\
0^{\circ}\text{C} & \leq \text{Ta} \leq +70^{\circ}\text{C for commercial}
\end{array}$ 

Operating voltage VDD = 4.5V to 6.0V

Danamatan			· ` `	ĺ			
Parameter				١			
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D001	VDD	Supply Voltage	4.5	_	6.0	V	
D002	VDR	RAM Data Retention	1.5 *	_	ı	V	Device in SLEEP mode
		Voltage (Note 1)					
D003	VPOR	VDD start voltage to	_	Vss	_	V	See section on Power-On Reset for
		guarantee					details
		Power-On Reset					
D004	SVDD	VDD rise rate to	0.060 *	_	-	mV/ms	See section on Power-On Reset for
		guarantee					details
		Power-On Reset					
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	_	6	12 *	mA	Fosc = 8 MHz
D012			_	11	24 *	mA	Fosc = 16 MHz
D013			_	19	38	mA	Fosc = 25 MHz
D014			_	95	150	μΑ	Fosc = 32 kHz,
							WDT enabled (EC osc configuration)
D020	IPD	Power Down	_	10	40	μΑ	VDD = 6.0V, WDT enabled
D021		Current (Note 3)	_	< 1	5	μΑ	VDD = 6.0V, WDT disabled

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VDD / (2 • R). For capacitive loads. The current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

# 19.2 DC CHARACTERISTICS: PIC17LC43/LC44 (Commercial, Industrial)

Operating temperature

**DC CHARACTERISTICS**  $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$  for industrial and  $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$  for commercial

 $0.00 \le 1A \le 770.0 \text{ for confine}$ 

	Operating voltage VDD = 2.5V to 6.0V								
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001	VDD	Supply Voltage	2.5	_	6.0	V			
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5 *	-	ı	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to guarantee Power-On Reset		Vss	1	V	See section on Power-On Reset for details		
D004	SVDD	VDD rise rate to guarantee Power-On Reset	0.060 *	ı	ı	mV/ms	See section on Power-On Reset for details		
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)		
D011		(Note 2)	_	6	12 *	mA	Fosc = 8 MHz		
D014			_	95	150	μΑ	Fosc = 32 kHz,		
							WDT disabled (EC osc configuration)		
D020	IPD	Power Down	_	10	40	μΑ	VDD = 6.0V, WDT enabled		
D021		Current (Note 3)	_	< 1	5	μΑ	VDD = 6.0V, WDT disabled		

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\overline{OSC1}$ =external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, T0CKI = VDD,  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VDD / (2 • R). For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode)

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

19.3 DC CHARACTERISTICS: PIC17C43/C44-16 (Commercial, Industrial)

PIC17C43/C44-25 (Commercial, Industrial) PIC17LC43/LC44-08 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature

**DC CHARACTERISTICS**  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$  for industrial and

 $0^{\circ}$ C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 19.1

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer	Vss	_	0.8	V	PIC17C43/C44
			Vss	_	0.2 Vdd	V	PIC17LC43/LC44
D031		with Schmitt Trigger buffer	Vss	_	0.2 VDD	V	
D032		MCLR, OSC1 (in EC and RC mode)	Vss	_	0.2 VDD	V	Note1
D033		OSC1 (in XT, and LF mode)	_	0.5 VDD	_	V	
		Input High Voltage					
	VIH	I/O ports					
D040		with TTL buffer	2.0	_	VDD		PIC17C43/C44
			1+0.2 VDD	_	VDD	V	PIC17LC43/LC44
D041		with Schmitt Trigger buffer	0.8 VDD	_	VDD	V	
D042		MCLR	0.8 VDD	_	VDD	V	Note1
D043		OSC1 (XT, and LF mode)	_	0.5 VDD	_	V	
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 VDD *	-	I	V	
		Input Leakage Current (Notes 2, 3)					
D060	liL	I/O ports (except RA2, RA3)	_	_	±1	μА	Vss ≤ VPIN ≤ VDD, I/O Pin at hi-impedance PORTB weak pull-ups disabled
D061		MCLR	_	_	±2	μΑ	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μΑ	Vss ≤ VRA2, VRA3 ≤ 12V
D063		OSC1, TEST	_	_	±1	μΑ	Vss ≤ Vpin ≤ Vdd
D064		MCLR	_	_	10	μΑ	VMCLR = VPP = 12V (when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	μΑ	$VPIN = VSS, \overline{RBPU} = 0$ $4.5V \le VDD \le 6.0V$

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ These parameters are for design guidance only and are not tested, nor characterized.
- †† Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

# Standard Operating Conditions (unless otherwise stated)

Operating temperature

### **DC CHARACTERISTICS**

 $-40^{\circ}$ C  $\leq$  TA  $\leq$  +85°C for industrial and  $0^{\circ}$ C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 19.1

Parameter				<u> </u>	J -	1	
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Output Low Voltage					
D080	VOL	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA
		,	_	_	0.1 VDD	V	4.5 V ≤ VDD ≤ 6.0 V
			_	_	0.1 VDD *	V	VDD = 2.5 V
D081		with TTL buffer	_	_	0.4	V	IOL = 6  mA, VDD = 4.5V
							Note 6
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0  mA, VDD = 6.0V
D083		OSC2/CLKOUT	_	_	0.4		IOL = 2  mA, VDD = 4.5V
D084		(RC and EC osc modes)	_	_	0.1 VDD *	V	IOL = VDD/2.500 mA
							(PIC17LC43/LC44 only)
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500  mA
			0.9 Vdd	_	_		$4.5 \text{ V} \leq \text{VDD} \leq 6.0 \text{ V}$
			0.9 Vdd *	_	_		VDD = 2.5 V
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0 mA, VDD=4.5V
							Note 6
D092		RA2 and RA3	_	-	12	V	Pulled-up to externally applied voltage
D093		OSC2/CLKOUT	2.4	_	_	V	IOH = -5 mA, VDD = 4.5V
D094		(RC and EC osc modes)	0.9 VDD *	_	_	V	IOH = -VDD/2.500 mA
							(PIC17LC43/LC44 only)
		Capacitive Loading Specs					
		on Output Pins					
D100	Cosc <sub>2</sub>	OSC2/CLKOUT pin	_	_	25 ††	pF	In EC or RC osc modes when
							OSC2 pin is outputting
							CLKOUT.
							external clock is used to drive
							OSC1.
D101	Cio	All I/O pins and OSC2	_	_	50 ††	pF	
		(in RC mode)					
D102	CAD	System Interface Bus	_	_	100 ††	pF	In Microprocessor or
		(PORTC, PORTD and PORTE)					Extended Microcontroller mode

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ These parameters are for design guidance only and are not tested, nor characterized.
- †† Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

## Standard Operating Conditions (unless otherwise stated)

Operating temperature

### DC CHARACTERISTICS

-40°C  $\leq$  TA  $\leq$  +85°C for industrial and 0°C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 19.1

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Internal Program Memory Programming Specs (Note 4)					
D110	Vpp	Voltage on MCLR/VPP pin	12.5	_	13.5	V	Note 5
D111	Vddp	Supply voltage during programming	4.75	5.0	5.25	V	
D112	Ipp	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mΑ	
D113	Iddp	Supply current during programming	-	_	30 ‡	mA	
D114	Tprog	Programming pulse width	10	100	1000	μs	Terminated via internal/external interrupt or a reset

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ These parameters are for design guidance only and are not tested, nor characterized.
- †† Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

# 19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS	4. Ts	(I <sup>2</sup> C specifications only)

Т			
F	Frequency	T	Time

Lowercase symbols (pp) and their meanings:


pp			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
CC	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	t0	T0CKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌĒ	wr	WR
os	OSC1		

Uppercase symbols and their meanings:

S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
1	Invalid (Hi-impedance)	Z	Hi-impedance

### FIGURE 19-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



© 1995 Microchip Technology Inc. Preliminary DS30412A-page 173

# 19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		8	MHz	EC osc mode - PIC17LC43/44-08
		(Note 1)	DC	_	16	MHz	- PIC17C43/44-16
		,	DC	_	25	MHz	- PIC17C43/44-25
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	1	_	8	MHz	XT osc mode - PIC17LC43/44-08
			1	_	16	MHz	- PIC17C43/44-16
			1	_	25	MHz	- PIC17C43/44-25
			DC	_	2	MHz	LF osc mode
1	Tosc	External CLKIN Period	125	_		ns	EC osc mode - PIC17LC43/44-08
		(Note 1)	62.5	_	_	ns	- PIC17C43/44-16
			40	_		ns	- PIC17C43/44-25
		Oscillator Period	250	_		ns	RC osc mode
		(Note 1)	125	_	1,000	ns	XT osc mode - PIC17LC43/44-08
			62.5	_	1,000	ns	- PIC17C43/44-16
			40	_	1,000	ns	- PIC17C43/44-25
			500	_	_	ns	LF osc mode
2	TCY	Instruction Cycle Time (Note 1)	160	4/Fosc	DC	ns	
3	TosL, TosH	Clock in (OSC1) high or low time	10 ‡	_	_	ns	EC oscillator
4	TosR, TosF	Clock in (OSC1) rise or fall time	_	_	5‡	ns	EC oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

<sup>†</sup> These parameters are for design guidance only and are not tested, nor characterized.

Q1 Q4 Q2 Q3 OSC<sub>1</sub> 10 OSC2 † **-** 13 I/O Pin (input) 15 I/O Pin new value old value (output) - 20, 21 † In EC and RC modes only.

FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT↓	_	15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT↑	_	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	_	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	_	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	_	_	0.5 Tcy+20 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT 17C43/44 17LC43/44	0.25 TcY+25 ‡ 0.25 TcY+50 ‡	_	_ _	ns ns	Note 1 Note 1
16	TckH2ioI	Port in hold after CLKOUT↑	0 ‡	_	_	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) to Port out valid	_	_	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) to Port input invalid (I/O in hold time)	0 ‡	_	_	ns	
19	TioV2osH	Port input valid to OSC1↓ (I/O in setup time)	30 ‡	_	_	ns	
20	TioR	Port output rise time	_	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	_	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	_	_	ns	
23	TrbHL	RB<7:0> change INT high or low time	25 *	_	_	ns	

These parameters are characterized but not tested.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

© 1995 Microchip Technology Inc. Preliminary DS30412A-page 175

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>‡</sup> These parameters are for design guidance only and are not tested, nor characterized.

FIGURE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_	_	ns	VDD = 5V
31	Twdt	Watchdog Timer Timeout Period (Prescale = 1)	5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-Up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-Up Timer Period	40 *	96	200 *	ms	VDD = 5V
35	TmcL2adl	MCLR to System Interface bus (AD<15:0>) invalid	_	_	100 *	ns	


These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>‡</sup> These parameters are for design guidance only and are not tested, nor characterized.

<sup>§</sup> This specification guaranteed by design.

# FIGURE 19-5: TIMERO CLOCK TIMINGS



**TABLE 19-5: TIMERO CLOCK REQUIREMENTS** 

Parameter No.	Sym	Characteristic	paracteristic		Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20 §	_	_	ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20 §	_		ns	
			With Prescaler	10*	_		ns	
42	Tt0P	T0CKI Period		Tcy + 40 § N				N = prescale value (1, 2, 4,, 256)

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

FIGURE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS





TABLE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ †	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 Tcy + 20 §	_	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 Tcy + 20 §		_	ns	
47	Tt123P	TCLK12 and TCLK3 input period	TCY + 40 § N	_	_	ns	N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2 Tosc §		6 Tosc §		

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

© 1995 Microchip Technology Inc. Preliminary DS30412A-page 177

# FIGURE 19-7: CAPTURE TIMINGS




### **TABLE 19-7: CAPTURE REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	_	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	_	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	_	_	ns	N = prescale value (4 or 16)

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

# FIGURE 19-8: PWM TIMINGS



## **TABLE 19-8: PWM REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	_	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	_	10 *	35 *§	ns	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification guaranteed by design.

# FIGURE 19-9: SCI MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 19-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)						
		Clock high to data out valid	17C43/44	_	_	50	ns	
			17LC43/44	—	_	75	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	17C43/44	_	_	25	ns	
			17LC43/44	_	_	40	ns	
122	TdtRF		17C43/44	_	_	25	ns	
			17LC43/44	_	_	40	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# FIGURE 19-10: SCI MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 19-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15		_	ns	
126	TckL2dtl	Data hold after CK↓ (DT hold time)	15	_	1	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1995 Microchip Technology Inc. Preliminary DS30412A-page 179

Q1 Q2 Q3 Q4 Q2 Q1 OSC1 ALE -OE -\_ 151 WR 150 154 AD<15:0> addr out data out addr out 152 153

FIGURE 19-11: MEMORY INTERFACE WRITE TIMING (NOT SUPPORTED IN PIC17LC4X DEVICES)

TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X **DEVICES)** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25 Tcy-30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to WR↓ (data setup time)	0.25 Tcy-40	_	_	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25 Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25 Tcy §	_	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

<sup>§</sup> This specification guaranteed by design.




FIGURE 19-12: MEMORY INTERFACE READ TIMING (NOT SUPPORTED IN PIC17LC4X DEVICES)

TABLE 19-12: MEMORY INTERFACE READ REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25 Tcy-30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
160	TadZ2oeL	AD<15:0> hi-impedance to OE↓	10	_	_	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25 Tcy-15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adl	OE↑to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	_	0.25 Tcy §	1	ns	
165	ToeL	OE pulse width	0.5 Tcy-35 §	_		ns	
166	TalH2alH	ALE↑ to ALE↑(cycle time)	_	Tcy §	_	ns	
167	Tacc	Address access time	_	_	0.75 Tcy-30	ns	
168	Toe	Output enable access time (OE low to Data Valid)	_	_	0.5 Tcy - 45	ns	

<sup>\*</sup> These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. Preliminary DS30412A-page 181

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification guaranteed by design.

### 20.0 PIC17C43 AND PIC17C44 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Name		Typical Capa	acitance (pF)			
Pin Name	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP		
All pins, except MCLR, VDD, and VSS	10	10	10	10		
MCLR pin	20	20	20	20		

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



2.0 1.8 1.6 1.4 R = 3.3k -1.2 R = 5.1kFosc (MHz) 1.0 8.0 R = 10k0.6 0.4 Cext = 300 pF, T = 25°C 0.2 R = 160k 0 4.5 5.0 5.5 6.0 6.5 4 VDD (Volts)

FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 20-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%

FIGURE 20-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD




FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 20-7: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)




FIGURE 20-8: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK 125°C TO -40°C)




FIGURE 20-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C




FIGURE 20-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED




FIGURE 20-11: TYPICAL IPD vs. VDD WATCHDOG ENABLED 25°C




FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED




FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 20-14: IOH vs. VOH, VDD = 3V




FIGURE 20-15: IOH vs. VOH, VDD = 5V




FIGURE 20-16: IoL vs. Vol, VDD = 3V




FIGURE 20-17: IoL vs. Vol, VDD = 5V




FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD




FIGURE 20-19: VTH, VIL of I/O PINS (SCHMITT TRIGGER) VS. VDD






FIGURE 20-20: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT AND LF MODES) vs. VDD




# 21.0 PACKAGING INFORMATION

# 21.1 40-Lead Ceramic CERDIP Dual In-line with Window (600 mil)




	Pa	ckage Group: (	Ceramic CERDIP	Dual In-Line (C	DP)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
А3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eВ	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

# 21.2 40-Lead Plastic Dual In-line (600 mil)




		Package Gro	up: Plastic Dual	In-Line (PLA)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	_	5.080		_	0.200	
A1	0.381	_		0.015	_	
A2	3.175	4.064		0.125	0.160	
В	0.355	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.181	52.197		2.015	2.055	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	13.462	13.970		0.530	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eВ	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	40	40		40	40	
S	1.270	_		0.050	_	
S1	0.508			0.020	_	

# 21.3 44-Lead Plastic Leaded Chip Carrier (Square)



	Pa	ckage Group: F	Plastic Leaded C	hip Carrier (PLC	CC)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
Α	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
Е	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

# 21.4 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form))



		Packag	ge Group: Plastic	MQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
Α	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
С	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
Е	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
е	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
N	44	44		44	44	
СР	0.102	_		0.004	_	

### 21.5 Package Marking Information


40-Lead PDIP




### Example




### 40 Lead CERDIP Windowed




### Example




#### 44-Lead PLCC




### Example



### 44-Lead MQFP



### Example



Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last 2 digits of calendar year)
BB	Week code (week of January 1 is week '01')
С	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled
Mater In the aver	et the full Microschip went property against he property and a second line

**lote**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

<sup>\*</sup> Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

### APPENDIX A: MODIFICATIONS

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit.
   This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 3. 22 new instructions.
  - The MOVF,  ${\tt TRIS}$  and  ${\tt OPTION}$  instructions have been removed.
- 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions).
   These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- DDR registers replaces function of TRIS registers.
- Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8  $\rightarrow$  16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- In-circuit serial programming is not implemented.

### **APPENDIX B: COMPATIBILITY**

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- Remove any TRIS and OPTION instructions, and implement the equivalent code.
- Separate the interrupt service routine into its four vectors.
- 3. Replace:

```
MOVF REG1, W with:
MOVFP REG1, WREG
```

4. Replace:

```
MOVF REG1, W
MOVWF REG2
with:
MOVPF REG1, REG2; Addr(REG1)<20h
or
MOVFP REG1, REG2; Addr(REG2)<20h
```

```
Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required.

MOVFP REG1, WREG;
MOVPF WREG, REG2;
```

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to the PIC17C43 or PIC17C44, the user should take the following steps.

- If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BCF CPUSTA, GLINTD instruction.

## APPENDIX C: WHAT'S NEW

The conversion of this Data Sheet into the desktop publishing software package, The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features:

- Data Sheet Structure / Outline
- · Section on Table Reads and Table Writes
- Characterization results of the PIC17C42
- · Hardware multiplier description
- · New devices
- Three new instructions (PIC17C43 and PIC17C44 only)
- New electrical specification format

## **APPENDIX D: WHAT'S CHANGED**

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

TABLE 21-1: REGISTER NAME CHANGES

OLD NAME	NEW NAME
W	WREG
RTCSTA	TOSTA

**TABLE 21-2: BIT NAME CHANGES** 

OLD NAME	NEW NAME
PEIR	PEIF
RTXIR	T0CKIF
T0IR	TOIF
IRB	RBIF
TM3IR	TMR3IF
TM2IR	TMR2IF
TM1IR	TMR1IF
CA2IR	CA2IF
CA1IR	CA1IF
TBMT	TXIF
RBFL	RCIF
INTIR	INTF
IEB	RBIE
RTXIE	T0CKIE
T/C	T0CS
RTPS<3:0>	PS<3:0>
TMR1C	TMR1CS
TMR2C	TMR2CS
TMR3C	TMR3CS
16/8	T16
PUEB	RBPU
RTEDG	T0SE
FPPM<1:0>	PM<1:0>
FWDT<1:0>	WDTPS<1:0>

- · BSR register operation
- · Instruction set descriptions have examples
- · Timing specifications have been numbered

# **APPENDIX E: PIC16/17 MICROCONTROLLERS**

#### TABLE E-1: **PIC17CXX FAMILY OF DEVICES**

				Clock		Memory	Ā	Peripherals	rals			Features
	The state of the s	Vi tentilist	Tolong Hode	Solfon Collen Stechood Inchest	Took Took		Cos o le le la serie de la le le la serie de la le le la serie de la le la serie de la le la serie de la	(30) Teligy	Statularia		Toley 85. 11	Selosope Sel
PIC17C42	25	2K	232	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	4.5-5.5	22	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17C43*	25	4 7	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	28	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17C44	25	8K	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	28	40-pin DIP, 44-pin PLCC, 44-pin QFP
* Plea Note 1: All P	ise con IC16/1	tact yo 7 Fam	our loca ily dev	Please contact your local sales office for availability of these devices. All PIC16/17 Family devices have Power-On Reset, selectable Watch	or ava er-On	ilability of Reset, se	these d lectabl∈	evices > Watc	i. hdog 7	limer, sele	ctable	Please contact your local sales office for availability of these devices. All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capa-
- '	2	\ > (			2.		0	7			101	( )
3: POR	TIC I	s softw	evices /are-cc	The FIGUREA devices can also operate in microprocessor and external microcontroller modes. PORTB has software-configurable weak pull-ups.	k pull	nicroproce -ups.	essol al	id exit	ב ב			odes.

**TABLE E-2: PIC16CXX FAMILY OF DEVICES** 

Г						0	0	<del>ا</del>	ď	Ē			0	
Features		Seletoe Projunoto	18-pin DIP, 18-pin SOIC	28-pin SDIP, 28-pin SOIC	28-pin SDIP, 28-pin SOIC	40-pin DIP, 44-pin PLCC, 44-pin QFP	40-pin DIP, 44-pin PLCC, 44-pin QFP	18-pin DIP, 18-pin SOIC, 20-pin SSOP	18-pin DIP, 18-pin SOIC, 20-pin SSOP	18-pin DIP, 18-pin SOIC, 20-pin SSOP	18-pin DIP, 18-pin SOIC	28-pin SDIP, 28-pin SOIC	40-pin DIP, 44-pin PLCC, 44-pin QFP	18-pin DIP, 18-pin SOIC
		JES SOL		1	1	I	1	Yes	Yes	Yes	I	1		1
	196	3/2/3/1/	( S.	2.5-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	3.0-6.0	2.0-6.0
	(Alg.)	OLO JONIJO	13	22	22	33	33	13	13	13	13	22	33	13
erals	o toller	S. Pello	e e	10	10	8	11	4	4	4	4	11	12	4
Peripherals		0.	\		I		I	Yes	Yes	Yes	I	I	I	I
	(5) (5)	10 0 00 00 00 00 00 00 00 00 00 00 00 00		I	I	1	I	2	2	2	I	I	ı	1
	Selfody Self	To o to le la sella de la sella della dell		I	I	I	I	I	I		4 ch	5 ch	8 ch	I
		SHOP O		I	I	Yes	Yes	I	I	I	I	I	Yes	I
		(v) /6	1	SPI/I2C	SPI/I <sup>2</sup> C/ SCI	SPI/I2C	SPI/I <sup>2</sup> C/ SCI	I	I	I	I	SPI/I <sup>2</sup> C/ SCI	SPI/I <sup>2</sup> C/	5
حَ	(S)	NOW.	I	2	2	1 2	2 2					2	2	Ι
ck Memory	YOU!	Solution solid seed to	18	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1. TMR2	TMR0
Clock	THE TOO	Jour &	) 			I		Ι	Ι					64
	Witte BO TO	Mode.	36	128	192	128	192	80	80	128	36	192	192	36
	10	The Mode		1	1	1	I	I	I	I	I	I	I	¥
		St. Galler	¥	X	¥	2K	¥	512	1,	2K	1,	¥	<del></del>	I
		To.	20	20	20	20	20	20	20	20	20	20	20	10
			PIC16C61	PIC16C62*	PIC16C63*	PIC16C64	PIC16C65	PIC16C620*	PIC16C621*	PIC16C622	PIC16C71	PIC16C73	PIC16C74	PIC16C84

₩ % Note

Please contact your local sales office for availability of these devices.

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

The PIC16CXX Timer1 has its own oscillator circuit and can operate asynchronously to the device. Timer1 can increment while the device is in SLEEP mode. This allows a Real Time Clock to be implemented.

PORTB has software-configurable weak pull-ups.

TABLE E-3: **PIC16C5X FAMILY OF DEVICES** 

					Clock	Memory		Peripherals	erals Features
				13	Ann la				
			1	Welea Co	(SOJON) WHEIGO	(SO)			SIE (SI
		\	Tollende		Tousk	(8) <sub>8/1</sub>	`	\ \delta_{i}	Olionist.
		Vandy	Toy of	The state of the s	Thom sale we	Boy.	19/	(e) %	Self Exportation of the self self self self self self self sel
	1		4	3			\	1	00
PIC16C54	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, 18-pin SOIC, 20 pin SSOP
PIC16C54A	20	512	1	25	TMR0	12	2.5-6.25	33	18-pin DIP, 18-pin SOIC, 20 pin SSOP
PIC16CR54	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, 18-pin SOIC, 20 pin SSOP
PIC16C55	20	512		25	TMR0	20	2.5-6.25	33	28-pin DIP, 28-pin SOIC, 28 pin SSOP
PIC16C56	20	<u>수</u>		25	TMR0	12	2.5-6.25	33	18-pin DIP, 18-pin SOIC, 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, 28-pin SOIC, 28 pin SSOP
PIC16CR57A	20		2K	72	TMR0	20	2.0-6.25	33	28-pin DIP, 28-pin SOIC, 28 pin SSOP
PIC16C58A	20	2K		73	TMR0	12	2.5-6.25	33	18-pin DIP, 18-pin SOIC, 20 pin SSOP
PIC16CR58A	20	1	2K	73	TMR0	12	2.0-6.25	33	18-pin DIP, 18-pin SOIC, 20 pin SSOP
Note: All PIC16/	C16/17 billity.	' Family	/ device	es have	Power-On Resei	t, selecta	able Watchd	og Time	All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

## E.1 Pin Compatibility

Devices that have the same package type; and VDD, Vss, and MCLR pin locations, are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE E-4: PIN COMPATIBILE DEVICES

Pin Compatible Devices	Package
PIC16C61, PIC16C620, PIC16C621, PIC16C622, PIC16C71, PIC16C84, PIC16C54, PIC16C54A, PIC16CR54, PIC16C56, PIC16C58A, PIC16CR58A	18 pin 20 pin
PIC16C62, PIC16C63, PIC16C73	28 pin
PIC16C55, PIC16C57, PIC16CR57A	28 pin
PIC17C42, PIC17C43, PIC17C44	40 pin
PIC16C64, PIC16C65, PIC16C74	40 pin

# APPENDIX F: ERRATA FOR PIC17C42 SILICON

The PIC17C42 devices that you have received have the following anomalies. At present there is no intention for future revisions to the present PIC17C42 silicon. If these cause issues for the application, it is recommended that you select the PIC17C43 device.

 When the Oscillator Start-Up Timer (OST) is enabled (in LF or XT oscillator modes), any interrupt that wakes the processor may cause a WDT reset. This occurs when the WDT is greater than or equal to 50% time-out period when the SLEEP instruction is executed. This will not occur in either the EC or RC oscillator modes.

#### Work-arounds

- Always ensure that the CLRWDT instruction is executed before the WDT increments past 50% of the WDT period. This will keep the "false" WDT reset from occurring.
- b) When using the WDT as a normal timer (WDT disabled), ensure that the WDT is less than or equal to 50% time-out period when the SLEEP instruction is executed. This can be done by monitoring the TO bit for changing state from set to clear. Example 1 shows putting the PIC17C42 to sleep.

### **EXAMPLE F-1: PIC17C42 TO SLEEP**

2. When the clock source of Timer1 or Timer2 is selected to external clock, the overflow interrupt flag will be set twice, once when the timer equals the period, and again when the timer value is reset to 0h. If the latency to clear TMRxIF is greater than the time to the next clock pulse, no problems will be noticed. If the latency is less than the time to the next timer clock pulse, the interrupt will be serviced twice.

### Work-arounds

- Ensure that the timer has rolled over to 0h before clearing the flag bit.
- Clear the timer in software. Clearing the timer in software causes the period to be one count less than expected.

#### **INDEX** CA2ED0 ...... 69 CA2ED1 ...... 69 CA2H ...... 18, 33 ADDLW ......109 ADDWF .......109 CA2L ...... 18, 33 ADDWFC ......109 CA2OVF .......70 ALU ......7 Calculating Baud Rate Error .......84 ALU STATUS Register (ALUSTA) ......34 CALL ...... 37, 111 ALUSTA ......32, 34, 106 Capacitor Selection ALUSTA Register .......34 Ceramic Resonators .......99 ANDLW ......109 ANDWF ......110 Capture ...... 69, 76 Capture Sequence to Read Example .......76 Asynchronous Master Transmission ...... 88 Capture1 Asynchronous Transmitter ......87 Mode ...... 69 Overflow ...... 70 Bank Select Register (BSR) ......40 Capture2 Banking .......40 Mode ...... 69 Baud Rate Formula ......84 Overflow ...... 70 Baud Rate Generator (BRG) ......84 Carry (C) ...... 7 **Baud Rates** Asynchronous Mode ......86 Synchronous Mode ......85 BCF ......110 Bit Manipulation ......106 Clocking Scheme/Instruction Cycle (Section) ...... 12 **Block Diagrams** CLRF ...... 111 On-chip Reset Circuit ......13 CLRWDT ...... 112 PIC17C42 ......8 Code Protection ...... 97, 104 PIC17C43 ......9 COMF ...... 112 PIC17C44 ......9 Configuration PORTE ......60 Oscillator ...... 98 RA0 and RA1 ......51 Word ...... 97 RA2 and RA3 ......52 CPFSEQ ...... 113 RA4 and RA5 ......52 CPFSGT ...... 113 RB<3:2> Port Pins ......54 CPFSLT ...... 114 RB<7:4> and RB<1:0> Port Pins ......53 CPU STATUS Register (CPUSTA) ......35 RC<7:0> Port Pins ......56 Timer3 with One Capture and CREN ...... 82 One Period Register ......76 TMR1 and TMR2 in 16-bit Timer/Counter Mode ....... 72 TMR1 and TMR2 in Two 8-bit Timer/Counter Mode ......71 CSRC ......81 WDT ......102 BORROW ......7 Data Memory BRG ......84 Indirect Addressing ...... 37 Brown-out Protection ......16 BSF 110 Organization ...... 30 Transfer to Program Memory ...... 41 BSR Operation ......40 DAW .......114 BTFSC ......110 BTFSS ......111 BTG ......111 DDRE ...... 17, 32, 60 DECF ...... 115 CA1/PR3 ......70 DECFSNZ ...... 116 CA1FD0 69 CA1IE ......21 CA1IF ......22 CA10VF ......70

DIGIT BORROW7	IOH vs. VOH, VDD = 5V161, 1	191
Digit Carry (DC)7	IOL vs. VOL, VDD = 3V	191
Duty Cycle73	IOL vs. VOL, VDD = 5V	192
Dynamic Data Exchange (DDE)133	Maximum IDD vs. Frequency	
E	(External Clock 125°C to -40°C)	
	Maximum IPD vs. VDD Watchdog Disabled 158, 1	
Electrical Characteristics PIC17C42	Maximum IPD vs. VDD Watchdog Enabled 159, 1	188
Absolute Maximum Ratings137	RC Oscillator Frequency vs. VDD (Cext = 100 pF)154, 1	10/
Capture Timing148	RC Oscillator Frequency vs. VDD	104
CLKOUT and I/O Timing145	(Cext = 22 pF)	184
DC Characteristics139	RC Oscillator Frequency vs. VDD	. •
External Clock Timing144	(Cext = 300 pF)	185
Memory Interface Read Timing151	Transconductance of LF Oscillator vs.VDD 156, 1	186
Memory Interface Write Timing150	Transconductance of XT Oscillator vs. VDD 156, 1	186
PWM Timing148	Typical IDD vs. Frequency	
RESET, Watchdog Timer, Oscillator Start-Up	(External Clock 25°C)157, 1	187
Timer and Power-Up Timer	Typical IPD vs. VDD Watchdog	
SCI Module, Synchronous Receive149	Disabled 25°C	188
SCI Module, Synchronous Transmission 149 Timer0 Clock Timings147	Typical IPD vs. VDD Watchdog	400
Timer1, Timer2 and Timer3 Clock Timing 147	Enabled 25°C159, 1 Typical RC Oscillator vs. Temperature	
PIC17C43/44	VTH (Input Threshold Voltage) of	100
Absolute Maximum Ratings165	I/O Pins vs. VDD162, 1	192
Capture Timing178	VTH (Input Threshold Voltage) of OSC1 Input	
CLKOUT and I/O Timing175	(In XT, HS, and LP Modes) vs. VDD	193
DC Characteristics167	VTH, VIL of MCLR, TOCKI and OSC1	
External Clock Timing174	(In RC Mode) vs. VDD163, 1	193
Memory Interface Read Timing181	WDT Timer Time-Out Period vs. VDD 160, 1	190
Memory Interface Write Timing	Н	
Parameter Measurement Information		4-
RESET, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing176	Hardware Multiplier	. 41
SCI Module Synchronous Receive Timing179	I	
SCI Module Synchronous Transmission Timing 179	I/O Ports	
Timer0 Clock Timing177	Bi-directional	. 62
Timer1, Timer2 and Timer3 Clock Timing 177	I/O Ports	. 51
Timing Parameter Symbology172	Programming Considerations	
EPROM Memory Access Time Order Suffix29	Read/Modify/Write Instructions	
Extended Microcontroller27	Successive Operations	
Extended Microcontroller Mode	INCF	
External Memory Interface	INCFSNZ1	
External Program Memory Waveforms29	INDF0	
F	INDF1 32.	
Family of Devices4	Indirect Addressing	
FERR82, 89	Indirect Addressing	. 37
FOSC097	Operation	
FOSC197	Registers	. 38
FS034	Initialization Conditions For Special Function Registers	
FS134	Initializing PORTB	
FS2	Initializing PORTC	
FS334	Initializing PORTD	
FSR0	Initializing PORTE	
FSR1	Instruction Flow/Pipelining Instruction Set	
Fuzzy Logic Dev. System (fuzzyTECH®-MP) 133, 136	ADDLW	
G	ADDWF	
General Format for Instructions	ADDWFC	
General Purpose RAM27	ANDLW	
General Purpose RAM Bank40	ANDWF 1	
General Purpose Register (GPR)30	BCF1	110
GLINTD23, 35, 76, 103	BSF1	110
GOTO	BTFSC1	
GPR (General Purpose Register)30	BTFSS1	
Graphs 160 100 160 100	BTG	
IOH vs. VOH, VDD = 3V160, 190	CALL 1	111

CLRF111
CLRWDT112
COMF
CPFSEQ113
CPFSGT113
CPFSLT114
DAW114
DECF
DECFSNZ116
DECFSZ115
GOTO116
INCF117
INCFSNZ
INCFSZ117
IORLW118
IORWF119
LCALL119
MOVFP
MOVLB120
MOVLR121
MOVLW121
MOVPF121
MOVWF
MULLW122
MULWF122
NEGW123
NOP123
RETFIE
RETLW123
RETURN124
RLCF 124
RLNCF125
RRCF
RRNCF126
SETF126
SLEEP127
SUBLW127
SUBWF
SUBWFB
SWAPF129
TABLRD129
TABLWT130
TLRD131
TLWT
TSTFSZ132
XORLW132
XORWF132
Instruction Set Summary
INT Pin
INTE
INTEDG36, 65
Interrupt on Change Feature53
Interrupt Status Register (INTSTA)20
Interrupts
Context Saving25
Flag bits
TMR1E19
TMR1F19
TMR2IE19
TMR2IF
TMR3IE
TMR3IF19
Interrupts19
Logic19
Operation23
Peripheral Interrupt Enable21
i oriprioral intorrupt EriableZI

Peripheral Interrupt Request	
PWM	
Status Register	
Table Write Interaction	
Timing	24
Vectors	
INT Interrupt	24
Peripheral Interrupt	
TOCKI Interrupt	
TMR0 Interrupt	
Vectors/Priorities	
Wake-Up from SLEEP 1	
NTF	
NTSTA	
NTSTA Register	20
ORLW1	
ORWF 1	
	. •
L	
LCALL 1	19
Long Writes	43
_	
M	
Memory	
External Interface	20
External Memory Waveforms	
Memory Map (Different Modes)	
Mode Memory Access	
Organization	
Program Memory	27
Program Memory Map	
Microcontroller	
Microprocessor	
Minimizing Current Consumption 1	
MOVFP 1	
MOVLB 1	
MOVLR 1	
MOVLW 1	21
MOVPF 1	21
MOVWF 1	21
MPASM Assembler 133, 1	
MP-C C Compiler 1	
MPSIM Software Simulator	
· · · · · · · · · · · · · · · · · · ·	
MULLW 1	22
Multiply Examples	
16 x 16 Routine	
16 x 16 Signed Routine	48
8 x 8 Routine	47
8 x 8 Signed Routine	47
MULWF 1	
N	
NEGW 1	23
NOP 1	23
0	
OERR	
Opcode Field Descriptions1	
OSC Selection	97

Oscillator		Program Memory	
Configuration	98	External Access Waveforms	29
Crystal	98	External Connection Diagram	
External Clock	99	Map	
External Crystal Circuit	100	Modes	
External Parallel Resonant Crystal Circuit		Extended Microcontroller	27
External Series Resonant Crystal Circuit		Microcontroller	27
RC		Microprocessor	27
RC Frequencies		Protected Microcontroller	
Oscillator Start-Up Time (Figure)		Operation	
Oscillator Start-Up Timer (OST)		Organization	
OST		Transfers from Data Memory	
OV		Protected Microcontroller	
Overflow (OV)	, -	PS0	
Overnow (Ov)		PS1	,
P		PS2	,
Package Marking Information	100	PS3	,
Packaging Information			,
Parameter Measurement Information		PUSH	,
		PW1DCH	,
PC (Program Counter)		PW1DCL	•
PCH		PW2DCH	,
PCL	- , ,	PW2DCL	,
<u>PC</u> LATH	- ,	PWM	69, 73
PD	35, 103	Duty Cycle	74
PEIE	20, 76	External Clock Source	74
PEIF	20	Frequency vs. Resolution	74
Peripheral Bank	40	Interrupts	
Peripheral Interrupt Enable	21	Max Resolution/Frequency for	
Peripheral Interrupt Request (PIR)		External Clock Input	
PICDEM-1 Low-Cost PIC16/17 Demo Board		Output	
PICDEM-2 Low-Cost PIC16CXX Demo Board .	· ·	Periods	
PICMASTER Probe		PWM1	
PICMASTER System Configuration		PWM1ON	
PICMASTER RT In-Circuit Emulator			,
PICSTART Low-Cost Development System		PWM2	
PIE17,3		PWM2ON	•
•		PWRT	13, 97
Pinout Descriptions		R	
PIR			0.5
PM0	,	RA1/T0CKI pin	
PM1	•	RBIE	
POP	•	<u>RBIF</u>	
POR	,	RBPU	
PORTA	17, 32, 51	RC Oscillator	
PORTB	17, 32, 53	RC Oscillator Frequencies	155, 185
PORTC	17, 32, 56	RC8/9	82
PORTD	17, 32, 58	RCD8	82
PORTE	17, 32, 60	RCIE	
Power-Down Mode	103	RCIF	22
Power-On Reset (POR)		RCREG	17. 32. 89. 90. 93. 95
Power-Up Timer (PWRT)		RCSTA	
PR1		Reading 16-bit Value	
PR2	•	Receive Status and Control Register	
PR3/CA1H	-,	Register File Map	
PR3/CA1L	_	Registers	
		ALUSTA	25 24
PR3H/CA1H			,
PR3L/CA1L		BRG	
Prescaler Assignments		BSR	
PRO MATE™ Universal Programmer		CPUSTA	
PRODH		File Map	
PRODL		FSR0	
Program Counter (PC)	39	FSR1	
		INDF0	38
		INDF1	38
		INTSTA	20
		PIE	21
		PIR	22

RCSTA	82	Synchronous Master Transmission	91
Special Function Table	32	Synchronous Slave Mode	
T0STA	36, 65	T	
TCON1	69	1	
TCON2	70	T0CKI Pin	
TMR1	79	TOCKIE	20
TMR2	79	TOCKIF	20
TMR3	79	T0CS	36, 65
TXSTA	81	T0IE	20
WREG	25	T0IF	20
Reset		T0SE	36, 65
Section	13	T0STA	32, 36
Status Bits and Their Significance	14	T16	69
Time-Out in Various Situations	14	Table Latch	38
Time-Out Sequence	14	Table Pointer	38
RETFIE	123	Table Read	
RETLW	123	Example	
RETURN	124	Section	41
RLCF	124	Table Reads Section	46
RLNCF	125	TABLRD Operation	42
RRCF	125	Timing	46
RRNCF	126	TLRD	
RX Pin Sampling Scheme	89	TLRD Operation	42
, 0		Table Write	
S		Code	44
Sampling	89	Interaction	43
Saving STATUS and WREG in RAM		Section	41
SCI		TABLWT Operation	41
Asynchronous Master Transmission	88	Terminating Long Writes	
Asynchronous Mode		Timing	44
Asynchronous Receive		TLWT Operation	
Asynchronous Transmitter		To External Memory	
Baud Rate Generator	84	To Internal Memory	
Section		TABLRD	
Synchronous Master Mode	91	TABLWT	41, 130
Synchronous Master Reception		TBLATH	38
Synchronous Master Transmission		TBLATL	38
Synchronous Slave Mode		TBLPTRH	32, 38
Synchronous Slave Transmit		TBLPTRL	32, 38
Serial Communication Interface (SCI)		TCLK12	69
SETF		TCLK3	69
SFR	106	TCON1	18, 33
SFR (Special Function Registers)	27, 30	TCON2	18, 33
SFR As Source/Destination		Terminating Long Writes	43
Signed Math	7	Time-Out Sequence	14
SLEEP	97, 103, 127	Timer Resources	63
Software Simulator (MPSIM)		Timer0	
SPBRG	17, 32, 90, 93, 96	Timer1	
Special Features of the CPU	97	16-bit Mode	72
Special Function Registers		Clock Source Select	
SPEN		On bit	70
SREN		Section	
Stack		Timer2	,
Operation	37	16-bit Mode	72
Pointer		Clock Source Select	
Stack		On bit	
STATUS		Section	
STKAL		Timer3	
STKAV		Clock Source Select	60
SUBLW		On bit	
SUBWF		Section	
SUBWFB		Timing Diagrams	
SWAPF		Asynchronous Master Transmission	88
SYNC		Asynchronous Reception	
Synchronous Master Mode		Back to Back Asynchronous Master Tra	
Synchronous Master Reception		Interrupt (INT, TMR0 Pins)	
_,			

PIC17C42 Capture148	TMR2	18, 33
PIC17C42 CLKOUT and I/O145	8-bit Mode	71
PIC17C42 Memory Interface Read151	External Clock Input	71
PIC17C42 Memory Interface Write150	In Timer Mode	
PIC17C42 PWM Timing148	Overview	
PIC17C42 RESET, Watchdog Timer, Oscillator	Timing in External Clock Mode	
Start-Up Timer and Power-Up Timer146	Two 8-bit Timer/Counter Mode	
·	Using with PWM	
PIC17C42 SCI Module, Synchronous Receive 149	•	
PIC17C42 SCI Module, Synchronous Transmission 149	TMR2CS	
PIC17C42 Timer0 Clock147	TMR2IE	
PIC17C42 Timer1, Timer2 and Timer3 Clock 147	TMR2IF	
PIC17C43/44 Capture Timing178	TMR2ON	70
PIC17C43/44 CLKOUT and I/O175	TMR3	
PIC17C43/44 External Clock174	Dual Capture1 Register Mode	77
PIC17C43/44 Memory Interface Read181	Example, Reading From	78
PIC17C43/44 Memory Interface Write180	Example, Writing To	78
PIC17C43/44 PWM Timing178	External Clock Input	78
PIC17C43/44 RESET, Watchdog Timer,	In Timer Mode	
Oscillator Start-Up Timer and Power-Up Timer 176	One Capture and One Period Registe	
PIC17C43/44 SCI Module Synchronous Receive 179	Overview	
PIC17C43/44 SCI Module Synchronous	Reading/Writing	
Transmission179		
	Timing in External Clock Mode	
PIC17C43/44 Timer0 Clock	TMR3CS	
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 177	TMR3H	
Synchronous Reception94	TMR3IE	
Synchronous Transmission92	TMR3IF	·
Table Read46	TMR3L	18, 33
Table Write44	<u>TM</u> R3ON	,
TMR066, 67	TO	35, 101, 103
TMR0 Read/Write in Timer Mode68	Transmit Status and Control Register	81
TMR1, TMR2, and TMR3 in External Clock Mode78	TRMT	81
TMR1, TMR2, and TMR3 in Timer Mode79	TSTFSZ	132
Wake-Up from SLEEP103	Turning on 16-bit Timer	72
Timing Diagrams and Specifications144	TX8/9	
Timing Parameter Symbology142	TXD8	81
TLRD42, 131	TXEN	81
TLWT41, 131	TXIE	21
TMR0	TXIF	22
16-bit Read67	TXREG 17	
16-bit Write67	TXSTA	
Clock Timing147		, , , ,
Module	U	
Operation 66	Upward Compatibility	3
Overview		
Prescaler Assignments	W	
•	Wake-Up from SLEEP	103
Read/Write Considerations	Wake-Up from SLEEP Through Interrupt	
Read/Write in Timer Mode68	Watchdog Timer	
Timing	<del>-</del>	
Using with External Clock66	WDT	
TMR0 STATUS/Control Register (T0STA)36	Clearing the WDT	
TMR0H32	Normal Timer	
TMR0L32	Period	
TMR118, 33	Programming Considerations	
8-bit Mode71	WDTPS0	
External Clock Input71	WDTPS1	97
Overview63	WREG	32
Timer Mode79	V	
Timing in External Clock Mode	X	
Two 8-bit Timer/Counter Mode71	XORLW	132
Using with PWM73	XORWF	132
TMR1CS 69	7	
TMR1IE	Z	
TMR1IF	Z	7, 34
TMR10N 70	Zero (Z)	7

LIST OF EXA	AMPLES		Figure 7-1:	TLWT Instruction Operation	
Example 3-1:	Signed Math	7	Figure 7-2:	TABLWT Instruction Operation	41
	Instruction Pipeline Flow		Figure 7-3:	TLRD Instruction Operation	42
	Saving STATUS and WREG in RAM		Figure 7-4:	TABLRD Instruction Operation	42
	Indirect Addressing		Figure 7-5:	TABLWT Write Timing	
	Table Write			(External Memory)	44
•	Table Read		Figure 7-6:	Consecutive TABLWT Write Timing	
•	8 x 8 Multiply Routine			(External Memory)	45
	8 x 8 Signed Multiply Routine		Figure 7-7:	TABLRD Timing	46
•	16 x 16 Multiply Routine		Figure 7-8:	TABLRD Timing	
•	16 x 16 Signed Multiply Routine		•	(Consecutive TABLRD Instructions)	46
•	Initializing PORTB		Figure 9-1:	RA0 and RA1 Block Diagram	
•	Initializing PORTC		Figure 9-2:	RA2 and RA3 Block Diagram	
	•		Figure 9-3:	RA4 and RA5 Block Diagram	
	Initializing PORTD		Figure 9-4:	Block Diagram of RB<7:4> and	
	Initializing PORTE	60	ga. 0 0 11	RB<1:0> Port Pins	53
Example 9-5:	Read Modify Write Instructions on an	00	Figure 9-5:	Block Diagram of RB<3:2> Port Pins	
	I/O Port		Figure 9-6:	Block Diagram of RC<7:0> Port Pins	
•	16-Bit Read		Figure 9-7:	PORTD Block Diagram	00
•	16-Bit Write		riguio 5 7.	(in I/O Port Mode)	58
	Sequence to Read Capture Registers		Figure 9-8:	PORTE Block Diagram	50
	Writing to TMR3		rigule 9-0.	(in I/O Port Mode)	ഹ
	Reading from TMR3		Figure 0.0		
•	Calculating Baud Rate Error		Figure 9-9:	Successive I/O Operation	62
Example F-1:	PIC17C42 to Sleep	207	Figure 11-1:	TOSTA Register	٥.
			F: 44.0	(Address: 05h, Unbanked)	
LIST OF FIG	URES		Figure 11-2:	TMR0 Module Block Diagram	66
Figure 3-1:	PIC17C42 Block Diagram	8	Figure 11-3:	TMR0 Timing with External Clock	
Figure 3-2:	PIC17C43 and PIC17C44			(Increment on Falling Edge)	
	Block Diagram	9	Figure 11-4:	TMR0 Timing: Write High or Low Byte	67
Figure 3-3:	Clock/Instruction Cycle		Figure 11-5:	TMR0 Read/Write in Timer Mode	68
Figure 4-1:	Simplified Block Diagram of		Figure 12-1:	TCON1 Register (Address: 16h, Bank 3)	69
3	On-chip Reset Circuit	13	Figure 12-2:	TCON2 Register (Address: 17h, Bank 3)	70
Figure 4-2:	Time-Out Sequence on Power-Up		Figure 12-3:	TMR1 and TMR2 in Two 8-bit	
riguio + 2.	(MCLR Tied to VDD)	15		Timer/Counter Mode	71
Figure 4-3:	Time-Out Sequence on Power-Up	10	Figure 12-4:	TMR1 and TMR2 in 16-bit	
i igule 4-5.	(MCLR NOT Tied to VDD)	15	· ·	Timer/Counter Mode	72
Figure 4-4:	Slow Rise Time (MCLR Tied to VDD)		Figure 12-5:	Simplified PWM Block Diagram	
•	,		Figure 12-6:	PWM Output	
Figure 4-5:	Oscillator Start-Up Time		Figure 12-7:	Timer3 with One Capture and	
Figure 4-6:	Using On-Chip POR		9	One Period Register Block Diagram	76
Figure 4-7:	Brown-out Protection Circuit 1	16	Figure 12-8:	Timer3 with Two Capture Registers	
Figure 4-8:	PIC17C42 External Power-On		1 iguio 12 0.	Block Diagram	77
	Reset Circuit (For Slow VDD Power-Up)		Figure 12-9:	TMR1, TMR2, and TMR3 Operation in	' '
Figure 4-9:	Brown-out Protection Circuit 2		rigule 12-9.	External Clock Mode	70
Figure 5-1:	Interrupt Logic	19	Figure 12 10:		70
Figure 5-2:	INTSTA Register		rigule 12-10.	TMR1, TMR2, and TMR3 Operation in	70
	(Address: 07h, Unbanked)	20	F: 40.4	Timer Mode	
Figure 5-3:	PIE Register (Address: 17h, Bank 1)	21	Figure 13-1:	TXSTA Register (Address: 15h, Bank 0)	
Figure 5-4:	PIR Register (Address: 16h, Bank 1)	22	Figure 13-2:	RCSTA Register (Address: 13h, Bank 0)	
Figure 5-5:	INT Pin / T0CKI Pin Interrupt Timing	24	Figure 13-3:	SCI Transmit	
Figure 6-1:	Program Memory Map and Stack	27	Figure 13-4:	SCI Receive	
Figure 6-2:	Memory Map in Different Modes	28	Figure 13-5:	Asynchronous Master Transmission	88
Figure 6-3:	External Program Memory Access		Figure 13-6:	Asynchronous Master Transmission	
3	Waveforms	. 29		(Back to Back)	88
Figure 6-4:	Typical External Program Memory		Figure 13-7:	RX Pin Sampling Scheme	89
rigaro o i.	Connection Diagram	29	Figure 13-8:	Asynchronous Reception	90
Figure 6-5:	PIC17C42 Register File Map		Figure 13-9:	Synchronous Transmission	92
Figure 6-6:	PIC17C43 and PIC17C44	01	Figure 13-10:	Synchronous Transmission	
1 1941 <del>-</del> 0-0.		31	<u>-</u>	(Through TXEN)	92
Figuro 6 7:	Register File Map		Figure 13-11:	Synchronous Reception (Master Mode,	
Figure 6-7:	ALUSTA Register	24	J 10	SREN)	94
Figure C O:	(Address: 04h, Unbanked)	34	Figure 14-1:	Configuration Word	
Figure 6-8:	CPUSTA Register	0.5	Figure 14-1:	Crystal or Ceramic Resonator Operation	J1
<b>-</b>	(Address: 06h, Unbanked)	35	1 19410 14-2.	(XT or LF OSC Configuration)	QΩ
Figure 6-9:	TOSTA Register	00	Figure 14-3:	Crystal Operation, Overtone Crystals	50
	(Address: 05h, Unbanked)		1 igule 14-3.		۵n
Figure 6-10:	Indirect Addressing			(XT OSC Configuration)	33
Figure 6 11.	BSD Operation	40			

Figure 14-4:	External Clock Input Operation		Figure 19-5:	Timer0 Clock Timings 1	77
E: 44.5	(EC OSC Configuration)	99	Figure 19-6:	Timer1, Timer2, and Timer3 Clock	
Figure 14-5:	External Parallel Resonant Crystal	00	F: 40.7	Timings	
E: 440	Oscillator Circuit		Figure 19-7:	Capture Timings	
Figure 14-6:	External Series Resonant Crystal		Figure 19-8:	PWM Timings 1	78
E' 44.7	Oscillator Circuit		Figure 19-9:	SCI Module: Synchronous Transmission	
Figure 14-7:	RC Oscillator Mode10		F: 10.10	(Master/Slave) Timing1	79
Figure 14-8:	Watchdog Timer Block Diagram		Figure 19-10:	SCI Module: Synchronous Receive	
Figure 14-9:	Wake-up From Sleep Through Interrupt 10		Fi	(Master/Slave) Timing 1	79
Figure 15-1:	General Format for Instructions		Figure 19-11:	Memory Interface Write Timing	
Figure 16-1:	PICMASTER System Configuration 13		F: 10 10	(Not Supported in PIC17LC4X Devices) 1	80
Figure 17-1:	Parameter Measurement Information 14		Figure 19-12:	Memory Interface Read Timing	
Figure 17-2:	External Clock Timing		F:	(Not Supported in PIC17LC4X Devices) 1	81
Figure 17-3:	CLKOUT and I/O Timing14	45	Figure 20-1:	Typical RC Oscillator Frequency vs.	
Figure 17-4:	Reset, Watchdog Timer, Oscillator		Figure 20 2:	Temperature	
	Start-Up Timer and Power-Up		Figure 20-2:	Typical RC Oscillator Frequency vs. VDD. 1	
Ciaura 17 E.	Timer Timing		Figure 20-3:	Typical RC Oscillator Frequency vs. VDD. 1	
Figure 17-5:	Timer0 Clock Timings		Figure 20-4:	Typical RC Oscillator Frequency vs. VDD. 1	00
Figure 17-6:	Timer1, Timer2, And Timer3		Figure 20-5:	Transconductance (gm) of	106
Figure 17.7:	Clock Timings		Figure 20 6:	LF Oscillator vs. VDD 1 Transconductance (gm) of	00
Figure 17-7: Figure 17-8:	Capture Timings		Figure 20-6:	XT Oscillator vs. VDD 1	106
Figure 17-8.	PWM Timings14 SCI Module: Synchronous Transmission		Figure 20-7:	Typical IDD vs. Frequency	00
rigule 17-9.	(Master/Slave) Timing14		rigule 20-7.	(External Clock 25°C)	107
Figure 17-10:	SCI Module: Synchronous Receive		Figure 20-8:	Maximum IDD vs. Frequency	01
rigule 17-10.	(Master/Slave) Timing14		1 igule 20-0.	(External Clock 125°C to -40°C)	127
Figure 17-11:	Memory Interface Write Timing19		Figure 20-9:	Typical IPD vs. VDD Watchdog	01
Figure 17-11:	Memory Interface Read Timing		Figure 20-9.	Disabled 25°C	ΙΩΩ
Figure 18-1:	Typical RC Oscillator Frequency vs.		Figure 20-10:	Maximum IPD vs. VDD Watchdog	00
rigule 10-1.	Temperature19		1 igule 20-10.	Disabled 1	ι ΩΩ
Figure 18-2:	Typical RC Oscillator Frequency vs. VDD.15		Figure 20-11:	Typical IPD vs. VDD Watchdog	00
Figure 18-3:	Typical RC Oscillator Frequency vs. VDD . 15		riguic 20-11.	Enabled 25°C 1	120
Figure 18-4:	Typical RC Oscillator Frequency vs. VDD . 15		Figure 20-12:	Maximum IPD vs. VDD Watchdog	03
Figure 18-5:	Transconductance (gm) of	50	1 1guio 20 12.	Enabled 1	189
riguio io o.	LF Oscillator vs. VDD15	56	Figure 20-13	WDT Timer Time-Out Period vs. VDD 1	
Figure 18-6:	Transconductance (gm) of			IOH vs. VOH, VDD = 3V	
riguio io o.	XT Oscillator vs. VDD19			IOH vs. VOH, VDD = 5V	
Figure 18-7:	Typical IDD vs. Frequency			IOL vs. VOL, VDD = 3V	
ga. 0 . 0	(External Clock 25°C)15			IOL vs. VOL, VDD = 5V	
Figure 18-8:	Maximum IDD vs. Frequency			VTH (Input Threshold Voltage) of	-
	(External Clock 125°C to -40°C)		g = 0	I/O Pins (TTL) vs. VDD	92
Figure 18-9:	Typical IPD vs. VDD Watchdog		Figure 20-19:	VTH, VIL of I/O Pins	_
	Disabled 25°C1		g = 0	(Schmitt Trigger) vs. VDD 1	193
Figure 18-10:	Maximum IPD vs. VDD Watchdog		Figure 20-20:	VTH (Input Threshold Voltage) of	
3	<del>-</del>	58	3	OSC1 Input (In XT and LF Modes)	
Figure 18-11:	Typical IPD vs. VDD Watchdog			vs. VDD 1	193
Ü	Enabled 25°C1	59			
Figure 18-12:	Maximum IPD vs. VDD Watchdog		LIST OF TAE	BLES	
-	Enabled1	59	Table 1-1:	PIC17CXX Family of Devices	4
Figure 18-13:	WDT Timer Time-Out Period vs. VDD 16	60	Table 3-1:	PIC17C4X Pinout Descriptions	10
Figure 18-14:	IOH vs. VOH, VDD = 3V10	60	Table 4-1:	Time-Out in Various Situations	
	IOH vs. VOH, VDD = 5V10		Table 4-2:	STATUS Bits and Their Significance	14
Figure 18-16:	IOL vs. VOL, VDD = 3V10	61	Table 4-3:	Reset Condition for the Program Counter	
Figure 18-17:	IOL vs. VOL, VDD = 5V10	62		and the CPUSTA Register	14
Figure 18-18:	Vтн (Input Threshold Voltage) of I/O Pins		Table 4-4:	Initialization Conditions For	
	(TTL) vs. VDD10	62		Special Function Registers	17
Figure 18-19:	VTH, VIL of I/O Pins (Schmitt Trigger) vs.		Table 5-1:	Interrupt Vectors/Priorities	23
	VDD16	63	Table 6-1:	Mode Memory Access	28
Figure 18-20:	Vтн (Input Threshold Voltage) of OSC1		Table 6-2:	EPROM Memory Access	
	Input (In XT and LF Modes) vs. VDD16	63		Time Ordering Suffix †	29
Figure 19-1:	Parameter Measurement Information 1	73	Table 6-3:	Special Function Registers	
Figure 19-2:	External Clock Timing1	74	Table 7-1:	Interrupt - Table Write Interaction	43
Figure 19-3:	CLKOUT and I/O Timing1	75	Table 8-1:	Performance Comparison	
Figure 19-4:	Reset, Watchdog Timer, Oscillator		Table 9-1:	PORTA Functions	
	Start-Up Timer and Power-Up		Table 9-2:	Registers/Bits Associated with PORTA	
	Timer Timing1	76	Table 9-3:	PORTB Functions	55

Table 9-4:	Registers/Bits Associated with PORTB 55	Table 18-2:	RC Oscillator Frequencies	155
Table 9-5:	PORTC Functions57	Table 19-1:	Cross Reference of Device Specs for	
Table 9-6:	Registers/Bits Associated with PORTC 57		Oscillator Configurations and Frequencie	S
Table 9-7:	PORTD Functions59		of Operation (Commercial Devices)	166
Table 9-8:	Registers/Bits Associated with PORTD 59	Table 19-2:	External Clock Timing Requirements	174
Table 9-9:	PORTE Functions61	Table 19-3:	CLKOUT and I/O Timing Requirements	175
Table 9-10:	Registers/Bits Associated with PORTE 61	Table 19-4:	Reset, Watchdog Timer, Oscillator	
Table 11-1:	Registers/Bits Associated with TMR0 68		Start-Up Timer and Power-Up Timer	
Table 12-1:	Turning On 16-bit Timer72		Requirements	176
Table 12-2:	Summary of Timer1 and	Table 19-5:	Timer0 Clock Requirements	
	Timer2 Register72	Table 19-6:	Timer1, Timer2, and Timer3	
Table 12-3:	PWM Frequency vs. Resolution at		Clock Requirements	177
	25 MHz74	Table 19-7:	Capture Requirements	
Table 12-4:	Registers/Bits Associated with PWM75	Table 19-8:	PWM Requirements	
Table 12-5:	Registers Associated with Capture77	Table 19-9:	Serial Port Synchronous Transmission	
Table 12-6:	Summary of TMR1, TMR2, and		Requirements	179
. 45.6 . 2 6.	TMR3 Registers79	Table 19-10:	Serial Port Synchronous Receive	
Table 13-1:	Baud Rate Formula84	14510 10 10.	Requirements	179
Table 13-2:	Registers Associated with	Table 19-11:	Memory Interface Write Requirements	. 170
14010 10 2.	Baud Rate Generator84	Table 15-11.	(Not Supported in PIC17LC4X Devices)	180
Table 13-3:	Baud Rates for Synchronous Mode85	Table 19-12:	Memory Interface read Requirements	100
Table 13-3:		Table 19-12.		101
	Baud Rates for Asynchronous Mode 86	Toble 20.4.	(Not Supported in PIC17LC4X Devices)	
Table 13-5:	Registers Associated with	Table 20-1:	Pin Capacitance per Package Type	
T 11 40 0	Asynchronous Transmission	Table 20-2:	RC Oscillator Frequencies	
Table 13-6:	Registers Associated with	Table 21-1:	Register Name Changes	
	Asynchronous Reception90	Table 21-2:	Bit Name Changes	
Table 13-7:	Registers Associated with	Table E-1:	PIC17CXX Family of Devices	203
	Synchronous Master Transmission 92	Table E-2:	PIC16CXX Family of Devices	204
Table 13-8:	Registers Associated with	Table E-3:	PIC16C5X Family of Devices	205
	Synchronous Master Reception93	Table E-4:	Pin Compatibile Devices	206
Table 13-9:	Registers Associated with			
	Synchronous Slave Transmission 96	LIST OF EQ	UATIONS	
Table 13-10:	Registers Associated with	Equation 8-1:	16 x 16 Unsigned	
	Synchronous Slave Reception96		Multiplication Algorithm	47
Table 14-1:	Configuration Locations98	Equation 8-2:	16 x 16 Signed	
Table 14-2:	Capacitor Selection for	·	Multiplication Algorithm	48
	Ceramic Resonators99		3	
Table 14-3:	Capacitor Selection for			
	Crystal Oscillator99			
Table 14-4:	Registers/Bits Associated with the			
	Watchdog Timer102			
Table 15-1:	Opcode Field Descriptions105			
Table 15-2:	PIC 17CXX Instruction Set			
Table 16-1:	PICMASTER Probe Specification			
Table 16-1:	Development System Packages136			
Table 17-1:	Cross Reference of Device Specs for			
	Oscillator Configurations and			
	Frequencies of Operation			
	(Commercial Devices)			
Table 17-2:	External Clock Timing Requirements 144			
Table 17-3:	CLKOUT and I/O Timing Requirements 145			
Table 17-4:	Reset, Watchdog Timer, Oscillator			
	Start-Up Timer And Power-Up Timer			
Table 17-5:	Requirements146			
Table II o.	Timer0 Clock Requirements147			
Table 17-6:				
	Timer0 Clock Requirements147			
	Timer0 Clock Requirements 147 Timer1, Timer2, and Timer3			
Table 17-6:	Timer0 Clock Requirements			
Table 17-6: Table 17-7:	Timer0 Clock Requirements			
Table 17-6: Table 17-7: Table 17-8:	Timer0 Clock Requirements			
Table 17-6: Table 17-7: Table 17-8:	Timer0 Clock Requirements			
Table 17-6:  Table 17-7: Table 17-8: Table 17-9:	Timer0 Clock Requirements			
Table 17-6: Table 17-7: Table 17-8: Table 17-9: Table 17-10:	Timer0 Clock Requirements			
Table 17-6:  Table 17-7: Table 17-8: Table 17-9:  Table 17-10:  Table 17-11:	Timer0 Clock Requirements			
Table 17-6: Table 17-7: Table 17-8: Table 17-9: Table 17-10:	Timer0 Clock Requirements			

$\mathbf{D}$	1	7		1	1	1
			C <sup>2</sup>	+	∕	١

$\mathbf{D}$	$\sim$ 1	7		1	1	1
			C <sup>2</sup>	+	∕	١

## **CONNECTING TO MICROCHIP BBS**

Connect worldwide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS.

There is **no charge** for connecting to the BBS, except for a toll charge to the CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14400 bps.

The following connect procedure applies in most locations:

- Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress **<ENTER** > and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress <ENTER→ and Host Name: will appear.
- 5. Type **MCHIPBBS**, depress < **ENTER**→ > and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name: type

**NETWORK**, depress < **ENTER** → and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

### Trademarks:

PICMASTER and PICSTART are registered trademarks of Microchip Technology Incorporated. PIC is a registered trademark of Microchip Technology Incorporated in the U.S.A.

SQTP is a service mark of Microchip Technology Incorporated.

PRO MATE, *fuzzy*LAB, the Microchip logo and name are trademarks of Microchip Technology Incorporated.

fuzzyTECH is a registered trademark of Inform Software Corporation.

I<sup>2</sup>C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

## **READER RESPONSE**


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
Fror	m: Name				
	Company				
۸nn	Telephone: ()	FAX: ()			
	lication (optional):				
	ıld you like a reply?YN				
Dev	ice: PIC17C4X Literatur	re Number: DS30412A			
Que	estions:				
1.	What are the best features of this docume	ent?			
2.	2. How does this document meet your hardware and software development needs?				
3.	Do you find the organization of this data sheet easy to follow? If not, why?				
4.	. What additions to the data sheet do you think would enhance the structure and subject?				
_	Mile of all latings from the select or least and all	ha anada will anta-Kastina tha annad watidha a 2			
5.	what deletions from the data sheet could	be made without affecting the overall usefullness?			
6	Is there any incorrect or misleading inform	nation (what and where)?			
0.	to those dry moonest or misleading morn				
7.	How would you improve this document?				
	•				
How would you improve our software, systems, and silicon products?					

### PIC17C4X Product Identification System

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office.



### Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

#### **AMERICAS**

#### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 404 640-0034 Fax: 404 640-0307

#### **Boston**

Microchip Technology Inc. Five The Mountain Road, Suite 120 Framingham, MA 01701 Tel: 508 820-3334 Fax: 508 820-4326

### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 708 285-0071 Fax: 708 285-0075

### **Dallas**

Microchip Technology Inc. T4651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588

Microchip Technology Inc. 35 Rockridge Road Englewood, OH 45322 Tel: 513 832-2543 Fax: 513 832-2841

### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 455 Irvine, CA 92715

Tel: 714 263-1888 Fax: 714 263-1338

### **New York**

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

### ASIA/PACIFIC

#### Hong Kong Microchip Technology Inc.

Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea

Tel: 82 2 554 7200 Fax: 82 2 558 5934

### Singapore

Microchip Technology Inc. 200 Middle Road #10-03 Prime Centre Singapore 0718 Tel (mobile): 65 634 2305

#### Taiwan

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886 2 717 7175 Fax: 886 2 545 0139

### **EUROPE**

### **United Kingdom**

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SI 8 5A.J Tel: 44 0 1628 851077 Fax: 44 0 1628

850259

Arizona Microchip Technology SARL 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

#### Germany

Arizona MicrochipTechnology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Pegaso Ingresso No. 2 Via Paracelso 23, 20041 Agrate Brianza (MI) Italy Tel: 39 039 689 9939 Fax: 39 039 689 9883

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122



Printed in the USA, 5/95 © 1995, Microchip Technology Inc.

Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation of warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. The Microchip logo and name are trademarks of Microchip Technology Incorporated. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.