SDAS083C - APRIL 1982 - REVISED MARCH 2002

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- pnp Inputs Reduce dc Loading on Data Lines

description


These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

SN54ALS373A, . . . J OR W PACKAGE SN54AS373 . . . J PACKAGE SN74ALS373A, SN74AS373 . . . DW, N, OR NS PACKAGE (TOP VIEW)



SN54ALS373A, SN54AS373 . . . FK PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION


TA	PACI	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ALS373AN	SN74ALS373AN
	PDIP = N	Tube	SN74AS373N	SN74AS373N
		Tube	SN74ALS373ADW	ALS373A
0°C to 70°C	SOIC - DW	Tape and reel	SN74ALS373ADWR	ALSS/SA
0 0 10 70 0	SOIC - DW	Tube	SN74AS373DW	A C 2 7 2
		Tape and reel	SN74AS373N SN74 SN74ALS373ADW and reel SN74ALS373ADWR SN74AS373DW and reel SN74AS373DWR SN74AS373DWR AS373 and reel SN74ALS373ANSR ALS373ANSR SN74AS373NSR 74AS373ANSR SNJ54ALS373AJ SNJ55	A5373
	SOP – NS	Tone and real	SN74ALS373ANSR	ALS373A
	30F - N3	rape and reer	SN74AS373NSR	74AS373
	CDIP – J	Tube	SNJ54ALS373AJ	SNJ54ALS373AJ
	CDIP = J	Tube	SNJ54AS373J	SNJ54AS373J
-55°C to 125°C	CFP – W	Tube	SNJ54ALS373AW	SNJ54ALS373AW
	LCCC - FK Tu		SNJ54ALS373AFK	SNJ54ALS373AFK
	LCCC - FK	Tube	SNJ54AS373FK	SNJ54AS373FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

SDAS083C - APRIL 1982 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (SN54ALS373A, SN74ALS373A) (unless otherwise noted)[†]

Supply voltage, V _{CC}		7 V
Input voltage, V _I		7 V
Voltage applied to any output in the high state of		
Package thermal impedance, θ_{JA} (see Note 1):	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T _{sta}		. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		SN	4ALS37	3A	SN74ALS373A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ІОН	High-level output current			-1			-2.6	mA
lOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ALS373A		SN74ALS373A		UNIT
		MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency					MHz
t _W	Pulse duration, LE high	12		10		ns
t _{su}	Setup time, data before LE↓	10		10		ns
t _h	Hold time, data after LE \downarrow	7		7		ns



SDAS083C - APRIL 1982 - REVISED MARCH 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	7507.0	ANDITIONS.	SN5	4ALS37	3A	SN7	4ALS37	'3A	
PARAMETER	1591 (4	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.5			-1.5	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			
Voн	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	3.3					V
	vCC = 4.5 v	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Vo	Vaa – 4 5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	
lozh	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			20			20	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ
Ι _Ι	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
Ι _Ι L	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		9	16		9	16	mA
lcc	V _{CC} = 5.5 V	Outputs low		16	25		16	25	
		Outputs disabled		17	27		17	27	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l R1 R2	_ = 50 pf l = 500 Ω 2 = 500 Ω	2,	,	UNIT
			SN54AL	S373A	SN74AL	S373A	
			MIN	MAX	MIN	MAX	
^t PLH	D	0	2	17	2	12	ns
^t PHL	U	Q	1	19	4	16	115
t _{PLH}	LE	A O	6	29	6	22	ns
^t PHL	LL	Any Q	1	27	7	23	115
^t PZH	ŌĒ	A Q	6	22	1	18	no
t _{PZL}	UE	Any Q	5	24	5	20	ns
^t PHZ	ŌĒ	Any Q	2	16	1	10	ns
t _{PLZ}	OE .	Ally Q	2	24	2	12	HS

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

SDAS083C - APRIL 1982 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (SN54AS373, SN74AS373) (unless otherwise noted)[†]

Supply voltage, V _{CC}		7 V
Input voltage, V _I		7 V
Voltage applied to any output in the high state of	or power-off state	5.5 V
Package thermal impedance, θ_{JA} (see Note 1):	DW package	58°C/W
•	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T _{sto}		. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SI	N54AS37	3	SN74AS373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-15	mA
loL	Low-level output current			32			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AS373		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency					MHz
t _W	Pulse duration, LE high	5.5*		4.5*		ns
t _{su}	Setup time, data before LE↓	2*		2*		ns
t _h	Hold time, data after LE↓	3*		3*		ns

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



NOTE 2: The package thermal impedance is calculated in accordance with JESD 51-7.

SDAS083C - APRIL 1982 - REVISED MARCH 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST 00	TEST CONDITIONS		N54AS37	3	SN	174AS37	'3	LINUT
PARAMETER	IESI CC	опонномъ	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			
Voн	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4	3.2					V
	vCC = 4.5 v	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
Vai	V00 - 45 V	I _{OL} = 32 mA		0.27	0.5				٧
VOL	V _{CC} = 4.5 V	I _{OL} = 48 mA					0.32	0.5	V
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-50			-50	μΑ
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
IΙL	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.02	-0.5		-0.02	-0.5	mA
IO [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
	V _{CC} = 5.5 V	Outputs high		55	90		55	90	mA
lcc		Outputs low		55	85		55	85	
		Outputs disabled		65	100		65	100	

 $[\]overline{\dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l R' R:	CC = 4.5 L = 50 pF I = 500 Ω 2 = 500 Ω λ = MIN t	2, 2,	',	UNIT
			SN54A	S373	SN74A	S373	
			MIN	MAX	MIN	MAX	
^t PLH	D	0	3	9	3.5	6	ns
^t PHL	U	Q	3	8	3.5	6	115
^t PLH	LE	A O	6.5	14.5	6.5	11.5	ns
^t PHL	LL	Any Q	5	9	5	7.5	115
^t PZH	ŌĒ	A O	2	7.5	2	6.5	no
^t PZL	OE .	Any Q	4.5	10.5	4.5	9.5	ns
^t PHZ	ŌĒ	Any Q	3	10	3	6.5	no
t _{PLZ}	OE .	Ally Q	3	8	3	7	ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
83020012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8302001RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
8302001SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/37203B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/37203BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54ALS373AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS373J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ALS373ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ALS373ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS373AN3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74ALS373ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS373ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS373ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS373N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74AS373NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS373NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS373NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ALS373AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type



PACKAGE OPTION ADDENDUM

6-Dec-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SNJ54ALS373AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ALS373AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54AS373FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AS373J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated